Minimum width of SLWR | Cypress Semiconductor
Support & Community
Minimum width of SLWR
Could you tell me that the minimum width of SLWR should I release ?
These parameter's are at the back of the data sheet in the timing section. When implementing async double-byte writes, the master should:assert SLWR for at least 30nsec and de-assert SLWR for at least 70nsec