You are here

Meaning of bit 2 in register 0x05 of the SL811HS | Cypress Semiconductor

Support & Community

Meaning of bit 2 in register 0x05 of the SL811HS

Last Updated: September 03, 2009

Question:In the Emb_host firmware and in the source code given by "SL811HS/SL811HST Application Notes" at page 27 register 0x05 is being written with 0x05, which means a reserved bit is being set, why?



The Control Register (address 0x05) is defined as shown below (see data sheets for more information):

Bit SL811HS - Host SL811HS - Slave
0 SOF Enable USB Enable
1 Reserved DMA Enable
2 Reserved DMA Direction
3 USB Engine Reset J-K Force state bit 0
4 J-K state force J-K Force state bit 1
5 USB Speed Speed select
6 Suspend Transceiver Standby
7 Reserved Reserved



In the referenced documents the writer was setting bit 2, but as can be seen in host mode this bit has no meaning. While the application note mentioned is from an obsolete development kit and is a good source of information, it should be used with caution because several errors have been found in it. It does not hurt to set the Reserved bit in Host mode but in practice it should be set to 0. Note that when operating in Slave mode this bit does have a meaning in regards to the DMA operation. Another thing to note is that the SL811HS errata mentions issues with regards to DMA operation so even in Slave mode DMA is not recommended.


Related Links:

CY3662 Development Kit



File TitleLanguageFile SizeLast Updated
Download Meaning of bit 2 in register 0x05 of the SL811HSEnglish56.89 KB09/03/09

Provide feedback on this article

Browse KB By Product

Browse KB by Type