You are here

JTAG and SWD Pin mapping | Cypress Semiconductor

Support & Community

JTAG and SWD Pin mapping

Last Updated: November 29, 2010

How are the JTAG and SWD pins mapped to the 10-pin debug Connector?


The MiniProg3 10-pin Debug connector provides support for Serial Wire and JTAG interface modes. The pin mapping for these modes is given below.  Note that Pin #1 (Vtarg) must be connected to I/O supply and Pin#10 (XRES) must be connected to the device reset pin.




Provide feedback on this article

Browse KB By Product

Browse KB by Type