You are here

Flushing the SX2 Read/Write FIFO | Cypress Semiconductor

Support & Community

Flushing the SX2 Read/Write FIFO

Last Updated: June 10, 2011

Should the SX2 FIFO be flushed before read/write?


As part of an endpoint initialization or reset, the endpoint FIFO should be cleared (flushed). This is done by sending the INPKTENDFLUSH command with the appropriate endpoint identifier upper bits specified. Sending an INPKTEND with 0xF0 data will flush all FIFOs.


Knowledge Base Tags: 

Provide feedback on this article

Browse KB By Product

Browse KB by Type