You are here

Definition of Data Retention Voltage | Cypress Semiconductor

Support & Community

Definition of Data Retention Voltage

Last Updated: March 24, 2011

What is Date Retention Voltage ?



Data retention voltage could be explained as the lowest possible power supply voltage at which the data can be retained inside the SRAM. One thing to remember is that the chip is deselected at this point of time.

Knowledge Base Tags: 

Provide feedback on this article

Browse KB By Product

Browse KB by Type