You are here

Clock Phase of CY22395 | Cypress Semiconductor

Support & Community

Clock Phase of CY22395

Last Updated: August 03, 2012

How do the division counters in CY22395 work?


They get reset at the power up but not all at the same time. Each of the clock outputs on the CY2239x devices have their own divider which is not synchronized with the other clock outputs. So, each power up can have a different phase alignment between outputs. The only way to line up output phases is to map to the same PLL and divide by 1.

Provide feedback on this article

Browse KB By Product

Browse KB by Type