Asynchronous Address Glitch During Write Cycle | Cypress Semiconductor
Support & Community
Asynchronous Address Glitch During Write Cycle
Is it acceptable for the address to change during the write cycle?
The address can change while the write cycle is low, but it should be stable for a twc (write cycle time) to meet all other parameters. If address changes during write cycle, there is a possibility of data to be written on wrong address.