You are here

Can I use Interface clock in CY7C68015A/CY7C68016A 56-pin QFN? | Cypress Semiconductor

Can I use Interface clock in CY7C68015A/CY7C68016A 56-pin QFN?

Summary: 2 Replies, Latest post by podduby on 20 Oct 2014 04:53 AM PDT
Verified Answers: 1
Last post
Log in to post new comments.
podduby's picture
User
4 posts

Hi I have questions.

I read a FX2LP datasheet because I will use CY7C68016A 56-pin QFN. Moreover, I need synchronization for data signal on camera interface.
However, there is no IFCLK pin in the chip. Instead, that have PE0 pin. Can I use PE0 pin as IFCLK? If this is impossible, how to synchronize data signal?
I couldn't obtain enough information in datasheet....

VAVC's picture
Cypress Employee
506 posts

 Hi,

 

Yes Cy7c68016A doesn't have IFCLK pin.Instead of this PE0 a bidirectional GPIO is available.There is no interface clock pin option available with CY7C68016A.

For your application it is better to use Cy7C68014A as CY7C68014A and CY7C68016A have a similar lower suspend current (in case if you are worrying about suspend current).

Regards,

Vikas

podduby's picture
User
4 posts

Thank you for your answer. I will use CY7C68014A.

Log in to post new comments.