You are here

How to connect slaveFIFO2b_fpga_top's port to FPGA? | Cypress Semiconductor

How to connect slaveFIFO2b_fpga_top's port to FPGA?

Summary: 1 Reply, Latest post by Nishant on 07 Nov 2016 10:32 PM PST
Verified Answers: 0
Last post
Log in to post new comments.
user_55294358's picture
203 posts


I'd like to implement slavefifo IN wih FPGA. then I've just found as below code from AN65974. 

module slaveFIFO2b_fpga_top( 
reset_in_, //input reset active low 
clk, //input clp 27 Mhz 
// sync, 
faddr, //output fifo address 
slrd, //output read select 
slwr, //output write select 
sloe, //output output enable select 
clk_out, //output clk 100 Mhz and 180 phase shift 
slcs, //output chip select 
pktend, //output pkt end 
// tri_state, 
// PMODE_2 //used for debugging 

But I'm not sure below 1 port what should I do with that


Might be, I believe that above  1 port is connected with FX3 board. but I'm not sure and what am I supposed to with 1 port.  Even there is nowhere in the CYPRESS documents about mode_p .

Does anyone know how to connect the mode_p  with FPGA and FX3 board?


nisa's picture
Cypress Employee
422 posts

The mode_p are the input signals coming to the FPGA module. These 3 bit represent the mode in which you are configuring the FPGA to driver the data. If you see the AN65974, then you will notice the mention of sw8,  these switches will select the mode for the slave fifo operation. For more details, you can refer the table provided in the application note, which shows the different supported mode. 

Log in to post new comments.