You are here

What do you expect from upcoming PSoC 6 & 7 ? | Cypress Semiconductor

What do you expect from upcoming PSoC 6 & 7 ?

Summary: 3 Replies, Latest post by on 01 Oct 2016 02:04 AM PDT
Verified Answers: 0
Last post
Log in to post new comments.
RA1981's picture
211 posts

Hi all,


first, I know this is not related to PSoC 5, but since there's no general 'small talk' section in the forum, I thought this is the best place...


I've recently looked into the PSoC roadmap and there are PSoC 6 & 7 devices announced - of course without details about peripherals, etc.

So, I want to start talking about what the community expects from those new devices. Please note, I'm not affiliated to Cypress in any way, I'm just a user of their devices. I ask just because of interest.

Here are some of my points:

  • EMIF:
    • capable of using SD-RAM and serial memory
    • capable of using more than 16MByte
    • no restrictions for bus width (e.g. currently using 16-bit memories can not handle 8-bit access)
    • 32-bit bus width
    • capable of serving different memory types simultanously
    • capable of generating chip-select signals for configurable memory address ranges
    • capable of using the address signals internally without routing them externally to GPIO input
    • automatic modification of linker script memory layout
  • UDBs:
    • more than six multiplexer inputs/outputs
    • even more features/flexibility for UDBs (e.g. not a accumulator/data register scheme, but a four/eight/sixteen register scheme + additional FIFO buffer where each register can be used for any function)
  • Components:
    • easier way to create customizers (would IMO help to create even more powerful user components)
  • USB:
    • HiSpeed
    • Host or OTG capability
  • to be continued...

I know this is a huuuge christmas wishlist... ;) I'm curious about your wishlist.





user_342122993's picture
530 posts

I want Verilog language be used to program UDB Datapath instead of state machine. Even better if digital part is replaced with small FPGA, that would ease acceptance of the PSoC by EE. UDB should have direct access to memory, at last to a small portion of it. UDB frequency responce improved.

At least 8 analog blocks. 12-bit DAC, possibility to use it as multiplying DAC. Internal analog Mux. ADC_SAR sampling frequency 2+ MHz. Differential OPAMP.

Cortex M4 or better processor, 2-4 cores, 1 Mb RAM for audio/musical applications.

Dynamic reprogramming (something like Anadigm's FPAA has).'s picture
12 posts

"I want Verilog language be used to program UDB Datapath instead of state machine."
You can program the UDB and datapath using Verilog - there are plenty of application notes about the custom modules that need to be added to your verilog code in order to access the datapath at various widths. I've had trouble with DMA writing/reading to the datapath FIFO properly but otherwise everything seems to work using pure Verilog.

"Cortex M4 or better processor, 2-4 cores," - Does any manufacturer that you know of currently produce a cortex-M with more than two cores? The only fairly popular ones I know of are NXP M4/M0 combo (LPC4300), and Atmel Dual M4 which isn't really for additional power, it's for redundancy in safety critical applications. 

"1 Mb RAM for audio/musical applications." - No M4 on the market that I know of has over 192kB RAM. Even the M7 chips I have used in the last year max out at 384kB. This is why external memory peripherals that operate at master clock or master clock/2 were created. The FM4 kit has an extra 16Mb (2MB) PSRAM on it. You should look at the kits Cypress sells for this. They're pretty fantastic and cheap. Variants of the M4 are very capable of handling real-time stereo time domain processing at reasonable sample rates - I've even done spectral processing on the M4 that had fairly good overlap, and minimal delay.

What I want to know is, is my mini-prog still going to work with the M4 and 7 based devices...and if not how long will it take for my Segger J-Link to support them?


user_365962704's picture
144 posts

@odissey1: PSoC 6 is expected to have Cortex M4 + Cortex M0+ cores inside, so that covers half of your last wish ;)

I'm a student, so all my projects still silly, but i would like to have a HS USB, more UDBs, and faster analog peripherals. Almost forgot, at least a tutorial to make PSoC Creator run on wine, i think Creator being Windows only stops PSoCs to be a huge success on the hobbyist market.

Hope PSoC 6 gets available on the first half of the next year, it's on more advance development stage than PSoC 7.

Log in to post new comments.