Cache wait states | Cypress Semiconductor
Cache wait states
As the opearting frequency of CPU goes higher or BUS clock goes higher the no. of wait states also go higher. Is there a particular reason why the wait states are to be set for recommended values mentioned in the TRM or "0 " wait state will work.
On a software reset does the Cache gets cleared?