Shift Register | Cypress Semiconductor
I want to place a delay on my signal path
I try to use the Shift Register component [v2.30] : I connect only the reset, clock and shift_out pins.
Nothing comes out on shift_out pin : I expected that 8 clocks after the reset this pin will get to high level....
Where did I get wrong ?