Adding logic to SCB SPI SS and SCLK pins | Cypress Semiconductor
Adding logic to SCB SPI SS and SCLK pins
I keep hitting a brickwall with my latest problem.
As I cannot upload all files to this post I have created a dropbox folder with the two projects and the corresponding output measured by a logic analyser.
I have to timeshare an SCB for SPI and UART. My initial problem is how to apply the logic required for my SPI (due to slave requiring two added clockcycles before and after each transaction) to an SCB block.
I created a physical link between P0 and P0 and added the logic to pin P0.
As I control the SS pin manually, i used this pin as the second input to the the logic circuit.
I don't see why i don't get the same response from the SCB design as i do in the working SPI design.
Please ignore the UART part at this stage.
Any help would be greatly appreciated.