You are here

Overvoltage protection | Cypress Semiconductor

Overvoltage protection

Summary: 4 Replies, Latest post by trotis85 on 16 Dec 2011 06:03 AM PST
Verified Answers: 0
Last post
Log in to post new comments.
trotis85's picture
33 posts


I'm implementing a design with PSoC3 and I need overvoltage protecion in some of the input stages. More specifically a protection of 100Vdc. Does somebody know whether PSoC3 has any isolation or protection in its input/output pins?

Thank's. Regards.

user_114239718's picture
23 posts

As per datasheet the highest voltage on any pins on the PSoC device is same as the Vddios which have a limit of about 6V. The SIOs can tolerate upto 7V. But if you are expecting a protection for high voltage ESD that might be a different spec in the datasheet.


user_460349's picture
1362 posts

We use  TRANSZORB for inputs that may have high voltage coming in. I would not just use the internal potection of the chip. 

dasg's picture
Cypress Employee
730 posts

Hi trotis85,


If the 100V DC which you are expecting is not ESD then it is necessary to protect the device from voltages above the specified maximum (Vmax).

One option would be to use isolators such as optocouplers.

trotis85's picture
33 posts

Thank's to every one for the answers.

I will take into account the advices.


Log in to post new comments.