

# OTP Programming and NVRAM Development in SDIO Mode

Associated Part Family: CYW4339

This application note describes the method for creating and programming an nvram.txt file. This file is used to test a new board design, optimize NVRAM values, and program the one-time programmable (OTP) nonvolatile memory in the CYW4339 device.

## Contents

1	About This Document.....	1	6.2	Editing the nvram.txt File .....	12
1.1	Purpose and Audience .....	1	6.3	Finalizing the nvram.txt File .....	13
1.2	Cypress Part Numbering Scheme.....	1	7	Programming OTP Memory.....	13
1.3	Before You Begin .....	2	7.1	Programming Basic Parameters into OTP Memory.....	14
1.4	Acronyms and Abbreviations.....	2	7.2	Creating and Editing the OTP Binary Map.....	16
2	IoT Resources.....	2	7.3	Programming the OTP Binary Map.....	17
3	Introduction .....	3	A.	Appendix.....	20
4	OTP Programming Considerations .....	3		Document History Page .....	23
5	NVRAM Content Development and OTP Programming Flow.....	3		Worldwide Sales and Design Support .....	24
6	Customizing the nvram.txt File.....	5			
6.1	Using the nvram.txt File Template.....	5			

## 1 About This Document

### 1.1 Purpose and Audience

This document is intended for design and applications engineers. It contains information on:

- NVRAM content development and OTP programming flow
- SDIO Windows® XP driver installation
- Customizing the nvram.txt file
- OTP programming procedure

### 1.2 Cypress Part Numbering Scheme

Cypress is converting the acquired IoT part numbers from Broadcom to the Cypress part numbering scheme. Due to this conversion, there is no change in form, fit, or function as a result of offering the device with Cypress part number marking. The table provides Cypress ordering part number that matches an existing IoT part number.

Table 1. Mapping Table for Part Number between Broadcom and Cypress

Broadcom Part Number	Cypress Part Number
BCM4339	CYW4339

### 1.3 Before You Begin

- A CYW4339 board reference design package that contains:
    - The reference board schematic, bill of materials, and layout. Be sure to specify either the WLPGA or WLCSP package, and either single-band (2.4 GHz only) or dual-band (2.4 GHz and 5 GHz).
    - An nvram.txt template file for the reference board.
  - A Windows XP or Linux® device driver for the relevant SDIO device
  - Cypress transmit signal strength indicator (TSSI) calibration tools
- Refer to [IoT Resources on page 2](#) for details on accessing Cypress CSP. If necessary, contact your Sales or Engineering support representative.

### 1.4 Acronyms and Abbreviations

In most cases, acronyms and abbreviations are defined on first use. For a more complete list of acronyms and other terms used in Cypress documents, go to: <http://www.cypress.com/glossary>.

## 2 IoT Resources

Cypress provides a wealth of data at <http://www.cypress.com/internet-things-iot> to help you to select the right IoT device for your design, and quickly and effectively integrate the device into your design. Cypress provides customer access to a wide range of information, including technical documentation, schematic diagrams, product bill of materials, PCB layout information, and software updates. Customers can acquire technical documentation and software from the Cypress Support Community website (<http://community.cypress.com/>).

### 3 Introduction

The Cypress CYW4339 is a single-chip IEEE 802.11 a/b/g/n/ac + BT4.0/FM RX device for embedded applications. One-time programmable (OTP) nonvolatile memory is included in the WLAN section of the device to store board-specific information such as product ID, manufacturer ID, MAC address. Excluding the header information, up to 502 bytes of OTP memory is available on the CYW4339 for WLAN information. Although the WLAN section provides the option of using a SDIO or HSIC host interface, this application note addresses only SDIO applications.

The OTP memory content, along with an editable NVRAM file (nvram.txt file), provides a complete card information structure (CIS) used by the device driver to initialize and configure the CYW4339.

### 4 OTP Programming Considerations

In designs where the host and device are permanently connected together, which is typically done using a hard-wired SDIO interface, programming the OTP memory during production is optional. It is equally acceptable to store all NVRAM parameters in the host firmware and keep the OTP blank in production. For devices that may be installed on different hosts, the OTP memory can be programmed to protect the unique MAC address and prevent end-users from altering the power control parameters such as maximum output power.

It is not necessary to program the OTP memory during board bring-up and hardware tuning on host platforms that run the Linux® or Windows® XP operating systems. Instead, all required board variables can be stored in the nvram.txt file. Although programming the OTP memory is not required for devices running these host operating systems, the nvram.txt file development is still required.

The initial state of all OTP bits in an unprogrammed device is 0. Individual bits can be set to 1, but once set, they can never be reset to 0. The entire OTP array can be programmed in a single-write cycle using the wl commands provided with the SDIO driver. As an alternative, multiple write cycles can be used to selectively program specific fields. However, only the bits that are still in the 0 state can be set to the 1 state during each programming cycle.

Because the OTP programming process is irreversible, Cypress recommends that board designers finalize all parameters before programming the OTP memory. Boards and modules should be tested using only the editable nvram.txt file.

The parameters stored in the nvram.txt file are loaded into on-chip RAM by the driver, allowing the chip to be tested even if the OTP memory has not been programmed. This method lets board designers tune the RF components and alter critical parameters using different versions of the nvram.txt file while testing boards. Optionally, a few basic parameters, such as the board type and MAC address, can be programmed into the OTP memory prior to board testing during development. If a parameter is present in both the on-chip OTP memory and the nvram.txt file, the value in the OTP memory takes priority over the value in the nvram.txt file.


**Caution!** The OTP programming process is irreversible. Cypress strongly recommends conducting development on boards with blank OTP memory using the parameters provided in the editable nvram.txt file. Do not program the OTP memory until the contents of the nvram.txt file have been verified and the file has been finalized for production use.

### 5 NVRAM Content Development and OTP Programming Flow

[Figure 1 on page 4](#) shows the nvram.txt file content development and the OTP memory programming flow. Parameters in the nvram.txt file can be divided into basic and advanced categories. Relevant OTP programming details for each phase are discussed in [Programming OTP Memory on page 13](#).

**Note:** The NVRAM development and OTP programming flow shown in [Figure 1](#) should be conducted on small quantities of boards/modules during the product development stage. Once this process is complete and the production version of the nvram.txt file and OTP memory file is approved for production use, programming can be begin for high volume mass production as defined by each manufacturer.

Figure 1. NVRAM Development and OTP Programming Flow



## 6 Customizing the nvram.txt File

This section describes customizing, editing, and finalizing the nvram.txt file for OTP memory programming.

### 6.1 Using the nvram.txt File Template

For each Cypress reference board design, Cypress provides an nvram.txt file for the specific board design. Typically, the file is named in accordance with the board it supports (for example, bcm4339wlcsp.txt).

The nvram.txt file might be included with the reference board design package or the driver release. The latest version of the file can be downloaded from the Cypress CSP (see [“Technical Support” on page 7](#)).

**Note:** When the nvram.txt file is edited, the file must be saved and the wireless device driver must be disabled and reenabled in Windows Device Manager for the change to take effect. Save the file as nvram.txt and store it in the C:\Windows\system32\drivers\ directory. Delete or overwrite any previous version of the file located in this directory

[Table 2](#) and [Table 3](#) on [page 6](#) provide a list of parameters in a typical nvram.txt file that are common to Cypress dual-band SDIO reference design boards.

Parameters in the nvram.txt file do not need to be entered in any specific order.

**Note:** The parameters listed in [Table 2](#) are used and specified by Cypress-specific and should not be changed.

Table 2. Cypress-Specific NVRAM Parameters

NVRAM Parameter	Example Data	Description
sromrev	11	SRAM revision for IEEE 802.11ac chips
boardrev	0x1100	Board revision tracked by the used by the WLAN driver. Examples: 0x1100 corresponds to P100 0x1208 corresponds to P208
boardtype	0x696	Identifies the board for testing purposes. Contact a Cypress sales or technical support representative for details. See <a href="#">“Technical Support” on page 7</a> for contact information.
tssipos2g	1	Defines the slope of the 2.4 GHz Transmission Signal Strength Indicator (TSSI). 0 = Negative slope 1 = Positive slope (setting for all CYW4339 devices)
tssipos5g	1	Defines 5 GHz TSSI slope. 0 = Negative slope 1 = Positive slope (setting for all CYW4339 devices)
rxchain	1	Specifies the number of Rx paths. Set the value of this variable to 1. <b>Note:</b> The CYW4339 only supports SISO.
txchain	1	Specifies the number of Tx paths. Set the value of this variable to 1. <b>Note:</b> The CYW4339 only supports SISO.
antswitch	0	Specifies the availability of antenna diversity. 0 = No diversity 1 = Diversity
NVRAMRev	\$Rev: 349428 \$	NVRAM revision. <b>Note:</b> This parameter is for Cypress internal use only.
vendid	0x14e4	Vendor ID
devid	0x43ae	Chip ID 4339
manfid	0x2d0	Manufacturer ID
nocrc	1	Flag for checking CRC. Check CRC error when loading firmware.

The design variables listed in [Table 3](#) on [page 6](#) must be reviewed prior to beginning board or module testing. Specifically, the boardflags and swctrlmap variables and the number of antennas must be customized to match the board's RF architecture. During the development phase, start with the default power amplifier (PA) parameters

contained in the provided nvram.txt file. The PA parameters are eventually optimized using Cypress TSSI calibration tools.

**Note:** The parameters in Table 3 typically require tuning for each specific-board or module design. This is not an exhaustive list. Additional parameters may be added by Cypress at any time to control the RF performance-related attributes of the driver. Always check with Cypress for the latest version of the nvram.txt file for the reference design before starting for any board customization efforts.

**Note:** To avoid unexpected operating results, contact a technical support representative before attempting to add NVRAM parameters.

Table 3. NVRAM Parameters Requiring Customization

NVRAM Parameter	Example Data	Description
boardflags	0x10401001	Board configuration flag that defines the power topology, external components (ePA, eLNA), etc.
boardflags2	0x0	
boardflags3	0x810c48c	
ccode	0	The country code (ccode) parameter is for regulatory use and specifies which regulatory tables are to be loaded. Note: Together, the ccode and regrev parameters set the power limitations necessary to meet the country-specific regulatory specifications.
regrev	0	The regulatory revision (regrev) code parameter is for regulatory use and specifies which regulatory tables are to be loaded. Note: Together, the regrev and ccode parameters set the power limitations necessary to meet the country-specific regulatory specifications.
pdgain5g pdgain2g	1	Power detector parameter used by the driver to program the TSSI loopback path.
tworangetssi2g tworangetssi5g	0	TSSI dual power range flag (which iPA chips support).
femctrl	4	This parameter defines the front-end RF switch or front-end module (FEM) control logic for both bands.
xtalfreq	37400	This parameter describes the reference oscillator frequency (kHz).
extpagain2g	1	This parameter enables support for the 2.4 GHz external PA.
extpagain5g	1	This parameter enables support for the 5 GHz external PA.
rxgains2gelnagaina0	3	This parameter defines the 2G eLNA gain (dB).
rxgains2gtrisoa0	3	This parameter defines the isolation that the TR switch provides when in "T" mode (or the isolation provided in external LNA bypass mode) for core 0.
rxgains2gtrelnabypa0	1	This parameter defines the isolation that eLNA provides in Bypass mode.
rxgains5gelnagaina0	3	This parameter defines the 5G eLNA gain (dB)
rxgains5gtrisoa0	4	This parameter defines the isolation that the TR switch provides when in "T" mode (or the isolation provided in external LNA bypass mode) for core 0.
rxgains5gtrelnabypa0	1	This parameter defines the isolation that eLNA provides in Bypass mode.
aa2g aa5g	1	This parameter specifies the number of antennas available for the 2.4 GHz and 5 GHz bands, respectively, in bit-mapped binary format:  1 = 01b for one antenna 3 = 11b for two antennas
agbg0 aga0	0x82	Antenna gain (dBi) is defined by converting its hexadecimal value to 8-bit binary, then follow the following rule: Lower 0 – 5 bits: 6-bit signed 2's complement number in whole dB units. Higher 6 – 7 bits: 2-bit unsigned number in quarter dB units. Examples: 0x82 (1000010) = 2.5 dB (2 + 2 × 0.25) 0x7f (01111111) = -0.75 dB (-1 + 1 × 0.25)

Table 3. NVRAM Parameters Requiring Customization (Cont.)

NVRAM Parameter	Example Data	Description
pa2ga0 pa2gccka0	-148, 5828, -679	The PA parameters for the 2.4 GHz band based on TSSI calibration. Note: The pa2ga0 parameter is for the Orthogonal Frequency Division Multiplexing (OFDM) and MCS rates. The pa2gccka0 parameter for the CCK rate.
pa5ga0 pa5gbw40a0 pa5gbw80a0	83, 6045, -553, 57, 5940, -566, 12, 5919, -605, -17, 5899, -640	The PA parameters for the 5 GHz band are based on TSSI calibration (Low/Mid/High/X1) (subband5gver = 4). <b>Subband Frequency RangeChannel Range</b> Low: 5180 to 524036 to 48 Mid: 5260 to 532052 to 64 High: 5500 to 5700100 to 140 X1: 5745 to 5825149 to 165 Note: The pa5ga0 parameter is for 20 MHz BW. The pa5gbw40a0 parameter is for 40 MHz BW. The pa5gbw80a0 parameter is for the 80 MHz bandwidth. Note: Each of the four subbands has three parameters (total of twelve parameters).
maxp2ga0	0x46	This parameter defines the maximum output power for the 2.4 GHz band in hexadecimal format (quarter dB units). This value applies to all complementary code keying (CCK) rates measured at the antenna port. The nominal target power (dBm) for CCK packets is -1.5 dB from maxp2ga0 (converted in dB units). Note: The value can be entered in either hexadecimal or decimal format. In the example shown for 0x46, maximum output power is 17 dBm ((16 x 4 + 6)/4). Nominal output power is 15.5 dBm (17 - 1.5).
cckbw202gpo	0x0000	CCK power offsets for 20 MHz rates (11, 5.5, 2, 1 Mbps)
cckbw20ul2gpo	0x0000	CCK power offsets for 20 U/L rates (11, 5.5, 2, 1 Mbps)
dot11agofdmhrbw202gpo	0x6666	OFDM power offset (in half dBm units) 54M/48/36M/24M
ofdm1rbw202gpo	0x0033	OFDM power offset (in half dBm units) MCS1 and MCS2:11n and 11ac 40M MCS1 and MCS2:11n and 11ac 20M 12 and 18 Mbps:11g 6 and 9 Mbps:11g
mcsbw202gpo	0xAA886664	11n/ac MCS0/1/2, 3-7, C8,C9 power offset (in half dBm units) C9/C8/M7/M6/M5/M4/M3/M0-2
maxp5ga0	0x4A, 0x4A, 0x4A, 0x4A	This parameter defines the maximum output power for the 5 GHz band in hexadecimal format (quarter dB units). Theses values apply to all legacy OFDM rates measured at antenna port. The nominal target power is -1.5 dB from maxp5ga0 (converted in dB units). Note: Values can be entered in either hexadecimal or decimal format.
mcs1r5glpo	0x0000	5G low subband 11ag/11n/11ac QPSK power offset with respect to BPSK: MCS 1/2 with respect to MCS 0/1/2 12/18 Mbps with respect to 6/9 Mbps LSB to MSB nibble: (0) 20 MHz (1) 40 MHz (2) 80 MHz (3) 160 MHz
mcsbw205glpo	0xAA886664	5G low subband 11n/ac MCS0/1/2, 3-7, C8, C9 power offset for 20 MHz C9/C8/M7/M6/M5/M4/M3/M0-2

Table 3. NVRAM Parameters Requiring Customization (Cont.)

NVRAM Parameter	Example Data	Description
mcsbw405glpo	0xAA886664	5G low subband 11n/ac MCS0/1/2, 3-7, C8, C9 power offset for 40 MHz C9/C8/M7/M6/M5/M4/M3/M0-2
mcsbw805glpo	0xAA886664	5G low subband 11n/ac MCS0/1/2, 3-7, C8, C9 power offset for 80 MHz C9/C8/M7/M6/M5/M4/M3/M0-2
mcslr5gmpo	0x0000	5G mid subband 11ag/11n/11ac QPSK power offset with respect to BPSK: MCS 1/2 with respect to MCS 0/1/2 12/18 Mbps with respect to 6/9 Mbps LSB to MSB nibble: (0) 20 MHz (1) 40 MHz (2) 80 MHz (3) 160 MHz
mcsbw205gmpo	0xAA886664	5G mid subband 11n/ac MCS0/1/2, 3-7, C8, C9 power offset for 20 MHz C9/C8/M7/M6/M5/M4/M3/M0-2
mcsbw405gmpo	0xAA886664	5G mid subband 11n/ac MCS0/1/2, 3-7, C8, C9 power offset for 40 MHz C9/C8/M7/M6/M5/M4/M3/M0-2
mcsbw805gmpo	0xAA886664	5G mid subband 11n/ac MCS0/1/2, 3-7, C8, C9 power offset for 80 MHz C9/C8/M7/M6/M5/M4/M3/M0-2
mcslr5ghpo	0x0000	5G high and X1 subband 11ag/11n/11ac QPSK power offset with respect to BPSK: MCS 1/2 with respect to MCS 0/1/2 12/18 Mbps with respect to 6/9 Mbps LSB to MSB nibble: (0) 20 MHz (1) 40 MHz (2) 80 MHz (3) 160 MHz
mcsbw205ghpo	0xAA886664	5G high and X1 subband 11n/ac MCS0/1/2, 3-7, C8, C9 power offset for 20 MHz C9/C8/M7/M6/M5/M4/M3/M0-2
mcsbw405ghpo	0xAA886664	5G high and X1 subband 11n/ac MCS0/1/2, 3-7, C8, C9 power offset for 40 MHz C9/C8/M7/M6/M5/M4/M3/M0-2
mcsbw805ghpo	0xAA886664	5G high and X1 subband 11n/ac MCS0/1/2, 3-7, C8, C9 power offset for 80 MHz C9/C8/M7/M6/M5/M4/M3/M0-2
sb20in40hrpo	0xAA886664	20 in 40 OFDM signed power offsets with respect to 20 in 20 for 64 QAM and above. LSB nibble to MSB nibble: (0) 2G band (1) 5G low subband (2) 5G mid subband (3) 5G high and X1 subband



Table 3. NVRAM Parameters Requiring Customization (Cont.)

NVRAM Parameter	Example Data	Description
sb20in80and160hr5glpo	0xAA886664	5G low subband 20 in 80, 20 in 160 OFDM signed power offsets for 64 QAM and above. LSB nibble to MSB nibble: (0) 20 in 80 with respect to 20 in 20 (1) 20 in 160 with respect to 20 in 20 (2) 20 in 80 – 20LL/UU with respect to 20LU/UL (3) 20 in 160 – 20LLL/UUU with respect to other 20 in 160 subbands
sb40and80hr5glpo	0xAA886664	5G low subband 40 in 80, 40 in 160 OFDM signed power offsets for 64 QAM and above. LSB nibble to MSB nibble: (0) 40 in 80 with respect to 40 in 40 (1) 40 in 160 with respect to 40 in 40 (2) 80 in 160 with respect to 80 in 80 (3) 40 in 160 – 40LL/UU with respect to 40LU/UL
sb20in80and160hr5gmpo	0xAA886664	5G mid subband 20 in 80, 20 in 160 OFDM signed power offsets for 64 QAM and above. LSB nibble to MSB nibble: (0) 20 in 80 with respect to 20 in 20 (1) 20 in 160 with respect to 20 in 20 (2) 20 in 80 – 20LL/UU with respect to 20LU/UL (3) 20 in 160 – 20LLL/UUU with respect to other 20 in 160 subbands
sb40and80hr5gmpo	0xAA886664	5G mid subband 40 in 80, 40 in 160 OFDM signed power offsets for 64 QAM and above. LSB nibble to MSB nibble: (0) 40 in 80 with respect to 40 in 40 (1) 40 in 160 with respect to 40 in 40 (2) 80 in 160 with respect to 80 in 80 (3) 40 in 160 – 40LL/UU with respect to 40LU/UL
sb20in80and160hr5ghpo	0xAA886664	5G high and X1 subband 20 in 80, 20 in 160 OFDM signed power offsets for 64 QAM and above. LSB nibble to MSB nibble: (0) 20 in 80 with respect to 20 in 20 (1) 20 in 160 with respect to 20 in 20 (2) 20 in 80 – 20LL/UU with respect to 20LU/UL (3) 20 in 160 – 20LLL/UUU with respect to other 20 in 160 subbands
sb40and80hr5ghpo	0xAA886664	5G high and X1 subband 40 in 80, 40 in 160 OFDM signed power offsets for 64 QAM and above. LSB nibble to MSB nibble: (0) 40 in 80 with respect to 40 in 40 (1) 40 in 160 with respect to 40 in 40 (2) 80 in 160 with respect to 80 in 80 (3) 40 in 160 – 40LL/UU with respect to 40LU/UL

Table 3. NVRAM Parameters Requiring Customization (Cont.)

NVRAM Parameter	Example Data	Description
sb20in40lrpo	0xAA886664	20 in 40 OFDM signed power offsets with respect to 20 in 20 for 16 QAM and below. LSB nibble to MSB nibble: (0) 2G band (1) 5G low subband (2) 5G mid subband (3) 5G high and X1 subband
sb20in80and160lr5glpo	0xAA886664	5G low subband 20 in 80, 20 in 160 OFDM signed power offsets for 16 QAM and below. LSB nibble to MSB nibble: (0) 20 in 80 with respect to 20 in 20 (1) 20 in 160 with respect to 20 in 20 (2) 20 in 80 – 20LL/UU with respect to 20LU/UL (3) 20 in 160 – 20LLL/UUU with respect to other 20 in 160 subbands
sb40and80lr5glpo	0xAA886664	5G low subband 40 in 80, 40 in 160 OFDM signed power offsets for 16 QAM and below. LSB nibble to MSB nibble: (0) 40 in 80 with respect to 40 in 40 (1) 40 in 160 with respect to 40 in 40 (2) 80 in 160 with respect to 80 in 80 (3) 40 in 160 – 40LL/UU with respect to 40LU/UL
sb20in80and160lr5gmpo	0xAA886664	5G mid subband 20 in 80, 20 in 160 OFDM signed power offsets for 16 QAM and below. LSB nibble to MSB nibble: (0) 20 in 80 with respect to 20 in 20 (1) 20 in 160 with respect to 20 in 20 (2) 20 in 80 – 20LL/UU with respect to 20LU/UL (3) 20 in 160 – 20LLL/UUU with respect to other 20 in 160 subbands
sb40and80lr5gmpo	0xAA886664	5G mid subband 40 in 80, 40 in 160 OFDM signed power offsets for 16 QAM and below. LSB nibble to MSB nibble: (0) 40 in 80 with respect to 40 in 40 (1) 40 in 160 with respect to 40 in 40 (2) 80 in 160 with respect to 80 in 80 (3) 40 in 160 – 40LL/UU with respect to 40LU/UL
sb20in80and160lr5ghpo	0xAA886664	5G high and X1 subband 20 in 80, 20 in 160 OFDM signed power offsets for 16 QAM and below. LSB nibble to MSB nibble: (0) 20 in 80 with respect to 20 in 20 (1) 20 in 160 with respect to 20 in 20 (2) 20 in 80 – 20LL/UU with respect to 20LU/UL (3) 20 in 160 – 20LLL/UUU with respect to other 20 in 160 subbands

Table 3. NVRAM Parameters Requiring Customization (Cont.)

NVRAM Parameter	Example Data	Description
sb40and80lr5ghpo	0xAA886664	5G high and X1 subband 40 in 80, 40 in 160 OFDM signed power offsets for 16 QAM and below. LSB nibble to MSB nibble: (0) 40 in 80 with respect to 40 in 40 (1) 40 in 160 with respect to 40 in 40 (2) 80 in 160 with respect to 80 in 80 (3) 40 in 160 – 40LL/UU with respect to 40LU/UL
dot11agduphrpo	0xAA886664	11a/g Duplicate mode signed power offsets for 64 QAM. Common power offset for: • Dup40, Dup40 in 80, and Dup40 in 160 with respect to 40 in 40 11n/11ac • Quad80 and Quad80 in 160 with respect to 11ac 80in80 • Oct160 with respect to 11ac 160 in 160 LSB to MSB nibble: (0) 2G band (1) 5G low subband (2) 5G mid subband (3) 5G high and X1 subband
dot11agduplrpo	0xAA886664	Bits 11a/g duplicate mode signed power offsets for 16 QAM and below. Common power offset for: • Dup40, Dup40 in 80, and Dup40 in 160 with respect to 40 in 40 11n/11ac • Quad80 and Quad80 in 160 with respect to 11ac 80in80 • Oct160 with respect to 11ac 160 in 160 LSB to MSB nibble: (0) 2G band (1) 5G low subband (2) 5G mid subband (3) 5G high and X1 subband
tssifloor2g	245	The tssifloor2g parameter is used to avoid runaway power control (pwrctrl) conditions that can occur when an overtemperature condition exists. The target power is the minimum power read using NVRAM and the power corresponding to the TSSI floor.
tssifloor5g	220, 213, 218, 228	The tssifloor5g parameter is used to avoid runaway power control (pwrctrl) conditions that can occur when an overtemperature exists. The target power is the minimum power read using NVRAM and the power corresponding to the TSSI floor.
rpcal2g	0x0000	Defines 2G Edge channel power compensation (CH12/CH 3/CH 2/CH 1) qdBm unit; 2's compliment • B[15:12]: Ch-12 offset • B[11:8]: Ch-3 • B[7:4]: Ch-2 • B[3:0]: Ch-1 offset
rpcal5gb0	0x0000	2G Edge channel power compensation (CH5/CH4/CH14/CH 13) qdBm unit; 2's compliment • B[15:12]: Ch-5 offset • B[11:8]: Ch-4 • B[7:4]: Ch-14 • B[3:0]: Ch-13 offset
rpcal5gb1	0x0000	2G channel power compensation (CH9/CH8/CH7/CH6) qdBm unit; 2's compliment • B[15:12]: Ch-9 offset • B[11:8]: Ch-8 • B[7:4]: Ch-7 • B[3:0]: Ch-6 offset

Table 3. NVRAM Parameters Requiring Customization (Cont.)

NVRAM Parameter	Example Data	Description
rpcal5gb2	0x0000	2G Edge channel power compensation (NA/NA/CH11/CH 10) qdBm unit; 2's compliment <ul style="list-style-type: none"> <li>• B[15:12]: NA offset</li> <li>• B[11:8]: NA</li> <li>• B[7:4]: Ch-11</li> <li>• B[3:0]: Ch-10 offset</li> </ul>
cckdigfilttype	2	The cckdigfilttype parameter is used to optimize the spectrum mask and EVM in the IEEE 802.11b mode.
phycal_tempdelta	25	This parameter specifies the temperature delta (°C) at which when exceeded a calibration routine is initiated (temperature ranges between 0 and 63 °C).
txidxcap2g	0	PA maximum input level protection for 2G. Minimum 2G txgainbl index. Gain table entries below this level are blanked.
txidxcap5g	0	PA maximum input level protection for 2G. Minimal 5G txgainbl index. Gain table entries below this level are blanked.
rssicornorm_c0	-2, 0	Core 0 only: The rssicornorm_c0 parameter adds a specified offset to the raw RSSI value. The final RSSI value comprises the raw RSSI value plus the offset. For example, the first value is applied to the 20 MHz channels. The second value is applied to the 40 MHz channels. (20M/40M)
rssicornorm5g_c0	2, 3, 0 1, 1, -1 -2, 0, -2 -2, 0, -2	Core 0 only: The rssicornorm5g_c0 parameter adds a specified offset in the raw RSSI value. The final RSSI value comprises the raw RSSI value plus the offset. The first three values are respectively applied to the 20, 40 and 80 MHz channels of the first 5G subband. The next three values are applied to the second subband, and so on. For example, the first value is for subband 1/20 MHz and last value is applied to subband 4/80 MHz. (Low 20/Low 40/Low 80/Mid 20/Mid 40/Mid 80/High 20/High 40/High 80/X1 20/X1 40/X1 80)

## 6.2 Editing the nvram.txt File

The nvram.txt file should be edited using a properly formatted text editor such as Notepad++ or WordPad++ to preserve the original format of the file. Using a non-formatted text editor such as Notepad could corrupt the format of the NVRAM map, causing the driver to incorrectly read the nvram.txt file.

## 6.3 Finalizing the nvram.txt File

After the final PA parameters have been generated, edit the nvram.txt file to update the PA parameters derived using the Cypress TSSI tool, and then adjust the Tx output power-related parameters in the file. Using the updated nvram.txt file, run output power tests to verify that the parameters are providing the correct output power. Also, verify that RF performance (EVM, spectral mask, and rxper) meets design specifications.

Cypress recommends running a regulatory prescan to verify that the required output power can be delivered without violating the band-edge limits. If the band-edge limits cannot be met, it may be necessary to reduce the output power at the band-edge channels.

After all prototype tests have passed and all nvram.txt file parameters have been optimized and finalized, the needed parameters can be selected and the OTP memory programmed for production.

The CYW4339 has 502 bytes of space in the OTP memory available for user data. Given the limited space in the OTP memory, it is impossible to program the entire nvram.txt file to the OTP memory. The programmer must be very careful to select only the necessary parameters that go into the OTP memory. Parameters that typically go into the OTP memory are those that are unique to the board (such as MAC address) and those that are required to satisfy local regulatory requirements, which are usually output power-related parameters such as maximum output power, power offset per-rate, PA parameters, and country code.

## 7 Programming OTP Memory

Prior to programming the OTP memory, an OTP binary map file must be prepared and populated with the correct values. The OTP binary map completely defines the parameters that have to be programmed into the OTP memory. The SDIO OTP data format is based on the CIS as defined by the PCMCIA/SD Card Association. The CIS data contains the hardware header followed by one or more data blocks (tuples), where each tuple contains the type, length, and the value of the tuple (see [Appendix A.1: “CIS Map,” on page 20](#) for details).

The SDIO hardware header string must be present at the beginning of the OTP binary map and must precede all NVRAM variables. When a driver detects content in the OTP memory, the SDIO hardware header is required to boot up the CYW4339 via the SDIO interface. Therefore, the SDIO hardware header must include the minimum set of parameters necessary to program the OTP memory.

The SDIO hardware header is described in [Table 7 on page 16](#). All other parameters that need to be programmed into the OTP memory are added after the SDIO hardware header (see [Creating and Editing the OTP Binary Map on page 16](#)).

When an OTP binary map contains only the SDIO hardware header, the binary map is called a minimum OTP binary map.

Table 4 describes the minimum OTP binary map for the CYW4339, which is terminated at 0xff 0xff.

Table 4. CYW4339 Minimum OTP Binary Map (502 Bytes)

Offset	0x0	0x1	0x2	0x3	0x4	0x5	0x6	0x7	0x8	0x9	0xa	0xb	0xc	0xd	0xe	0xf
0x0000	4b	00	ff	ff	00	00	20	04	d0	02	39	43	00	00	00	00
0x0010	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x0020	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x0030	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x0040	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x0050	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x0060	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x0070	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x0080	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x0090	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00a0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00b0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00c0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00d0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00e0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00f0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00100	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00110	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00120	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00130	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00140	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00150	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00160	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00170	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00180	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00190	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x001a0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x001b0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x001c0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x001d0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x001e0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x001f0	00	00	00	00	ff	ff										

## 7.1 Programming Basic Parameters into OTP Memory

Parameters in the nvr.am.txt file that are to be programmed into the OTP memory must be entered in the OTP binary map after the SDIO hardware header. A CIS tuple is required for each parameter in the CIS structure. Most parameters in the nvr.am.txt file have a unique identifier called the CIS tuple tag. The driver recognizes and parses each CIS tuple by its tag number. For a list of the CIS tuples and associated tag numbers, see [Appendix A.1: "CIS Map,"](#) on page 20.

Table 5 lists the basic NVRAM parameters, the associated tag number, and the number of bytes each parameter occupies in the OTP memory. Basic parameters typically have fixed values specific to a particular device or board.

The value of these parameters is often retained throughout the life of the device/board. For this reason, it is generally acceptable to program these basic parameters into the OTP memory early in the development, before the design is finalized.

Table 5. Basic NVRAM Parameters and CIS Tuple Tags

NVRAM Parameter	CIS Tuple Tag	Length of Value (in Bytes)
sromrev	0x00	1
boardrev	0x02	2
boardtype	0x1b	2
macaddr	0x19	6
ccode <sup>a</sup>	0x0a	2

a. The value for ccode in the nvram.txt file is in ASCII format. It must be converted to hexadecimal format before entering it into the OTP binary map (for example, "US" = "0x55 0x53").

In the OTP binary map, each tuple is formed by the four fragments described in Table 6.

Table 6. CIS Tuple Format

Fragment	Description
80	Indicates the beginning of a new tuple. 0x80 is specific to Cypress tuple subtags.
Length	Defines the total size (in bytes) of the tag plus the value of the tuple that occupies the OTP memory space.
Tag	Identifies a parameter in the nvram.txt file. A tag usually takes one byte in memory.
Value	Specifies the value of the parameter in little-endian format (first byte is the least-significant byte (LSB)).

For example, the following tuple is defined by the fragments that follow:

80                    03                    02                    00                    11

- 80 Beginning of a new tuple.
- 03 The tag (1 byte) and the value (2 bytes) occupy 3 bytes (total) in the OTP memory.
- 02 Tag of 0x02 is the identifier for boardrev in the nvram.txt file.
- 00 11The value of boardrev in reverse hexadecimal byte or 0x1100.

Table 7 on page 16 provides an example OTP binary map for a CYW4339 that contains some of the nvram.txt file parameters listed in Table 5 on page 15.

Table Legend:	Hardware Header
(Table 7)	SROMREV (0x0b)
	BOARDREV(0x1100)
	BOARDTYPE(0x064c)
	MAC Address
	End of Map

In this example, the value of each parameter is as follows:

- sromrev = 0x0B
- boardrev=0x1100
- boardtype=0x64c
- macaddr = 66:55:44:33:22:11

**Note:** CIS tuples do not have to be listed in any particular order because each tuple begins with a unique identifier.

**Note:** OTP bytes can be written to only once. Only blank and zero-programmed bytes can be programmed during subsequent write cycles.

Table 7. Example CYW4339 Minimum OTP Binary Map (502 Bytes)

Offset	0x0	0x1	0x2	0x3	0x4	0x5	0x6	0x7	0x8	0x9	0xa	0xb	0xc	0xd	0xe	0xf
	4b	00	ff	ff	00	00	20	04	d0	02	39	43	80	02	00	0b
0x0000	80	03	02	00	11	80	03	1b	4c	06	80	07	19	66	55	44
0x0010	33	22	11	00	00	00	00	00	00	00	00	00	00	00	00	00
0x0020	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x0030	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x0040	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x0050	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x0060	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x0070	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x0080	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x0090	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00a0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00b0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00c0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00d0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00e0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00f0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00100	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00110	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00120	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00130	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00140	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00150	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00160	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00170	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00180	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x00190	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x001a0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x001b0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x001c0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x001d0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x001e0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
0x001f0	00	00	00	00	ff	ff										

## 7.2 Creating and Editing the OTP Binary Map

Use a hexadecimal text editor to create and edit an OTP binary map. A hexadecimal text editor preserves formatting of the nvr.am.txt file. Writing to the OTP memory requires a bin file that fits in the OTP memory space. For the CYW4339, the maximum size of the OTP memory is 502 bytes.

**Note:** Do not use Notepad to edit the nvr.am.txt file. Edit the nvr.am.txt file using a properly formatted text editor such as Notepad++ or WordPad++ to preserve the original format of the file. Using a non-formatted text editor such as Notepad could corrupt the format of the NVRAM map, causing the driver to incorrectly read the nvr.am.txt file.



1. Add or edit each byte in the OTP binary map to populate the SDIO hardware header and the CIS tuple, as described in the OTP binary map instructions provided in [Programming Basic Parameters into OTP Memory on page 14](#).

**Note:** The OTP binary map file (see [Figure 2 on page 17](#)) has been edited to match the example CYW4339 OTP binary map described in [Table 7 on page 16](#).

2. Save the OTP binary map as a binary image file (.bin extension) to the directory containing the wl.exe file.

**Note:** The file name must be save with a .bin file extension so that the data it contains can be programmed into the OTP memory. For example purposes, this file is referred to as 4339\_OTP.bin in the following instructions.

[Figure 2](#) shows the hexadecimal OTP binary map template.

Figure 2. CYW4339 Hexadecimal OTP Binary Map Template

	0	1	2	3	4	5	6	7	8	9	a	b	c	d	e	f
00000000h:	4B	00	FF	FF	00	00	20	04	D0	02	39	43	80	02	00	0B
00000010h:	80	03	02	00	11	80	03	1B	3C	06	80	07	19	66	55	44
00000020h:	33	22	11	00	00	00	00	00	00	00	00	00	00	00	00	00
00000030h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00000040h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00000050h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00000060h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00000070h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00000080h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00000090h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
000000a0h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
000000b0h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
000000c0h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
000000d0h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
000000e0h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
000000f0h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00000100h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00000110h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00000120h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00000130h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00000140h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00000150h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00000160h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00000170h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00000180h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00000190h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
000001a0h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
000001b0h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
000001c0h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
000001d0h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
000001e0h:	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
000001f0h:	00	00	00	00	FF	FF										

### 7.3 Programming the OTP Binary Map

To program the OTP binary map for the CYW4339 using wl commands, complete the following steps:

1. Load the driver for the CYW4339 using the customized nvrn.txt file.
2. Execute a few wl commands (such as wl ver) to verify that the driver installation was successful.
3. Execute the **ciswrite 4339\_OTP.bin** command to program the 4339\_OTP.bin to the OTP memory.
4. In the Windows Device Manager, disable and then enable the wireless device.
5. Execute the **cisdump** command to confirm that the OTP memory is programmed successfully.

Using 66 55 44 33 22 11 as the MAC address, the cisdump output should exactly match the OTP binary map provided on page 18.

```
[root@dhcpe6-sv1-141 ec_4339_driver]# wl cisdump
Source: 2 (Internal OTP)
Maximum length: 502 bytes
Byte 0: 0x4b 0x00 0xff 0xff 0x00 0x00 0x20 0x04
Byte 8: 0xd0 0x02 0x39 0x43 0x80 0x02 0x00 0x0b
Byte 16: 0x80 0x03 0x02 0x00 0x11 0x80 0x03 0x1b
Byte 24: 0x4c 0x06 0x80 0x07 0x19 0x66 0x55 0x44
Byte 32: 0x33 0x22 0x11 0x00 0x00 0x00 0x00 0x00
Byte 40: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Byte 48: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Byte 56: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Byte 64: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Byte 72: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Byte 80: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Byte 88: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Byte 96: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Byte 104: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Byte 112: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Byte 120: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Byte 128: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Byte 136: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Byte 144: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Byte 152: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Byte 160: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Byte 168: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Byte 176: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Byte 184: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Byte 192: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Byte 200: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Byte 208: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Byte 216: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Byte 224: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
```

Byte 232: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 240: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 248: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 256: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 264: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 272: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 280: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 288: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 296: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 304: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 312: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 320: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 328: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 336: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 344: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 352: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 360: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 368: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 376: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 384: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 392: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 400: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 408: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 416: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 424: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 432: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 440: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 448: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 456: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 464: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 472: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 480: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 488: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00  
Byte 496: 0x00 0x00 0x00 0x00 0xff 0xff

```
[root@dhcpe6-sv1-141 ec_4339_driver]#
```

If the cisdump matches the OTP binary map, OTP memory programming is complete. Once programmed, additional blank spaces (00) in the OTP memory can be written by filling in those corresponding blank spaces in the OTP binary map. There is no restriction on how many times a device can be programmed, provided that each programming cycle writes to only blank, unwritten spaces.

Follow the same procedure to program the additional blank spaces.

## A. Appendix

### A.1 CIS Map

Table 8 and Table 9 list the CIS map (standard tuple tags and Cypress subtags) for SDIO devices.

Table 8. Standard Tuple Tags

Name	Tag	Length	Variable	Description
CISTPL_VERS_1	0x15		manf	CIS version, manufacturer, device, and version strings
			productname	
CISTPL_MANFID	0x20	4	manfid	Manufacturer and device ID
			prodid	
CISTPL_FUNCID	0x21	–	–	Function identification
CISTPL_FUNCE	0x22	–	–	Function extensions
CISTPL_FUNCE	0x22	8	–	Subtype = FUNCE_mac(0x4) Value: 6 byte MAC address
CISTPL_CFTABLE	0x1b	2	regwindowsz	Configuration table entry
CISTPL_FID_SDIO	0x0c	–	–	Extensions defined by SDIO specification
CISTPL_BRCM_HNBU	0x80	–	–	Cypress-specific tuple subtag identifier
CISTPL_END	0xff	–	–	End of the CIS tuple chain

Table 9. Cypress Tuple Subtags

Name	Tag	Length	Variable	Description
HNBU_SROMREV	0x00	1	sromrev	SRAM revision
HNBU_CHIPID	0x01	4/6/8/10	vendid devid chiprev subvidid subdevid boardtype	PCI vendor and device IDs
HNBU_BOARDREV	0x02	1/2	boardrev	Board revision
HNBU_AA	0x06	1/2	aa2g aa5g	Antennas available
HNBU_BOARDFLAGS	0x08	2/4/6	boardflags	Board flags
HNBU_CCODE	0x0a	3	cocode cctl	Country code (2 bytes ASCII + 1 byte cctl) in rev 2. The cctl means indoor/outdoor, but it is never used.
HNBU_ANT5G	0x0f	2	aa5g, ag1	5G antennas available/gain
HNBU_XTALFREQ	0x13	4	xtalfreq	Crystal frequency (kilohertz)
HNBU_BOARDNUM	0x18	2	boardnum	Board serial number (independent of MAC address)
HNBU_MACADDR	0x19	6	macaddr	MAC address override for the standard CIS LAN_NID
HNBU_BOARDTYPE	0x1b	2	boardtype	Board type

Table 9. Cypress Tuple Subtags (Cont.)

Name	Tag	Length	Variable	Description
HNBU_REGREV	0x22	1	regrev	–
HNBU_FEM	0x23	2/4	antswctl2g(15-11) triso2g(10-8) pdetrangle2g(7-3) extpagain2g(2-1) tssipos2g(0) antswctl5g(15-11) triso5g(10-8) pdetrangle5g(7-3) extpagain5g(2-1) tssipos5g(0)	–
HNBU_CCKFILTYPE	0x36	1	cckdigflltype	CCK digital filter selection option
HNBU_CCKBW202GPO	0x41	4(max)	cckbw202gpo cckbw20ul2gpo	CCK Power offsets for 20 MHz rates (11, 5.5, 2, 1 Mbps)
HNBU_MCS5GLPO	0x45	12(max)	mcsbw205glpo mcsbw20ul5glpo mcsbw405glpo	MCS 0-7 power-offset LSB Nibble: m0 MSB nibble: m7
HNBU_MCS5GMPO	0x46	12(max)	mcsbw205gmpo mcsbw20ul5gmpo mcsbw405gmpo	MCS 0-7 power-offset LSB Nibble: m0 MSB Nibble: m7
HNBU_MCS5GHPO	0x47	12(max)	mcsbw205ghpo mcsbw20ul5ghpo mcsbw405ghpo	MCS 0-7 power-offset LSB Nibble: m0 MSB Nibble: m7
HNBU_MUXENAB	0x56	1	muxenab	Enable mux options
HNBU_ACPA_C0	0x59	38	subband5gver maxp2ga0 pa2ga0 maxp5ga0 pa5ga0	Subband 5GHz Maximum power, PA parameters for chain 0
HNBU_ACPPR_2GPO	0x5e	4	dot11agofdmhrbw202gpo ofdmlrbw202gpo	2G power offsets
HNBU_ACPPR_5GPO	0x5f	30	mcsbw805glpo mcsbw1605glpo mcsbw805gmpo mcsbw1605gmpo mcsbw805ghpo mcsbw1605ghpo mcslr5glpo mcslr5gmpo mcslr5ghpo	5G power offsets
HNBU_ACPPR_SBPO	0x60	32	sb20in40hrpo sb20in80and160hr5glpo sb40and80hr5glpo sb20in80and160hr5gmpo sb40and80hr5gmpo sb20in80and160hr5ghpo sb40and80hr5ghpo sb20in40lrpo sb20in80and160lr5glpo sb40and80lr5glpo sb20in80and160lr5gmpo sb40and80lr5gmpo sb20in80and160lr5ghpo sb40and80lr5ghpo dot11agduphrpo dot11agduplrpo	Subband power offsets

Table 9. Cypress Tuple Subtags (Cont.)

Name	Tag	Length	Variable	Description
HNBU_AGBGA	0x63	6	agbg0 agbg1 agbg2 aga0 aga1 aga2	Antenna gain A and G band
HNBU_ACRXGAINS_CO	0x67	4	rxgains for chain 1 (rxgains5gtrelnabypa0 rxgains5gtrisoa0 rxgains5gelnagaina0 rxgains2gtrelnabypa0 rxgains2gtrisoa0 rxgains2gelnagaina0 rxgains5ghtrelnabypa0 rxgains5ghtrisoa0 rxgains5ghelnagaina0 rxgains5gmtrelnabypa0 rxgains5gmtrisoa0 rxgains5gmelnagaina0)	Word offset 112, 113
HNBU_TEMPTHRESH	0x3A	2/6	tempthresh 1byte temps_hysteresis 4 bits temps_period 4 bits tempoffset 8 bits tempsenseslope 8 bits tempcorr 6 bits, tempsense_option 2 bits phycaltempdelta	Sets the values for temperature threshold, period, and hysteresis.
HNBU_ACPAPARAM	0x84	85	pa2ga0 pa5pa0 pa2gccka0 pa5gbw40a0 pa5gbw80a0	Enables PA trimming WAR for multiple BW support.

## Document History Page

Document Title: AN214783 - OTP Programming and NVRAM Development in SDIO Mode				
Document Number: 002-14783				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	–	–	04/26/2013	4339-AN100-R Initial release
*A	–	–	07/19/2013	4339-AN101-R Updated: Table 1: "Cypress-Specific NVRAM Parameters," on page 11 Table 2: "NVRAM Parameters Requiring Customizing," on page 13 Table 3: "CYW4339 Minimum OTP Binary Map (502 Bytes)," on page 24 "Programming Basic Parameters into OTP Memory" on page 25 Table 6: "Example CYW4339 Minimum OTP Binary Map (502 Bytes)," on page 27 Figure 2: "CYW4339 Hexadecimal OTP Binary Map Template," on page 29 "Programming the OTP Binary Map" on page 29 Table 8: "Cypress Tuple Subtags," on page 32
*B	–	–	08/27/2013	4339-AN102-R Updated: maxp5ga0 description in Table 2 on page 13 ofdm1rbw202gpo description in Table 2 on page 13
*C	–	–	02/13/2014	4339-AN103-R Updated: Table 3, "NVRAM Parameters Requiring Customization," on page 6: Changed the subband description for the following NVRAM parameters: mcs1r5glpo mcsbw205glpo mcsbw405glpo mcsbw805glpo mcs1r5gmpo mcsbw205gmpo mcsbw405gmpo mcsbw805gmpo mcs1r5ghpo mcsbw205ghpo mcsbw405ghpo mcsbw805ghpo sb20in40hrpo sb20in80and160hr5glpo sb40and80hr5glpo sb20in80and160hr5gmpo sb40and80hr5gmpo sb20in80and160hr5ghpo sb40and80hr5ghpo sb20in40lrpo sb20in80and160lr5glpo sb40and80lr5glpo sb20in80and160lr5gmpo sb40and80lr5gmpo sb20in80and160lr5ghpo sb40and80lr5ghpo dot11agduphrpo dot11agduplrpo
*D	5452375	UTSV	09/29/2016	Updated to Cypress template Added Cypress Part numbering scheme
*E	5836805	AESATMP9	07/28/2017	Updated logo and copyright.

## Worldwide Sales and Design Support

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturers' representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

ARM® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
Microcontrollers	<a href="http://cypress.com/mcu">cypress.com/mcu</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Power Management ICs	<a href="http://cypress.com/pmic">cypress.com/pmic</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless Connectivity	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

#### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

#### Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

#### Technical Support

[cypress.com/support](http://cypress.com/support)

All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor  
198 Champion Court  
San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2013-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1s) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.