Preface

Purpose of this manual and intended readers

This manual explains the functions, operations and serial programming of the flash memory of this series. This manual is intended for engineers engaged in the actual development of products using this series.

Trademark

ARM and Cortex are the trademarks of ARM Limited in the EU and other countries. The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Organization of this Manual

This manual consists of the following 4 chapters.

CHAPTER 1 MainFlash Memory
This chapter gives an overview of, and explains the structure, operation, and registers of the MainFlash memory.

CHAPTER 2 WorkFlash Memory
This chapter gives an overview of, and explains the structure, operation, and registers of the WorkFlash memory.

CHAPTER 3 Flash Security
The flash security feature provides possibilities to protect the content of the flash memory. This chapter section describes the overview and operations of the flash security.

CHAPTER 4 Serial Programming Connection
This chapter explains the basic configuration for serial write to flash memory by using the Cypress Serial Programmer.

Sample programs and development environment

Cypress offers sample programs free of charge for operating the peripheral functions of the FM4 family. Cypress also makes available descriptions of the development environment required for this series. Feel free to use them to verify the operational specifications and usage of this Cypress microcontroller.

Microcontroller support information:

http://www.cypress.com/cypress-microcontrollers

*: Note that the sample programs are subject to change without notice. Since they are offered as a way to demonstrate standard operations and usage, evaluate them sufficiently before running them on your system. Cypress assumes no responsibility for any damage that may occur as a result of using a sample program.
How to Use This Manual

Searching for a function
The following methods can be used to search for the explanation of a desired function in this manual:

Search from the table of the contents
The table of the contents lists the manual contents in the order of description.

Search from the register
The address where each register is located is not described in the text. To verify the address of a register, see “A. Register Map” of “APPENDIXES” in “FM4 Family Peripheral Manual”.

Terminology
This manual uses the following terminology.

<table>
<thead>
<tr>
<th>Term</th>
<th>Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Word</td>
<td>Indicates access in units of 32 bits.</td>
</tr>
<tr>
<td>Half word</td>
<td>Indicates access in units of 16 bits.</td>
</tr>
<tr>
<td>Byte</td>
<td>Indicates access in units of 8 bits.</td>
</tr>
</tbody>
</table>

Notations
The notations in bit configuration of the register explanation of this manual are written as follows.

bit : bit number
Field : bit field name
Attribute : Attributes for read and write of each bit
R : Read only
W : Write only
RW : Readable/Writable
- : Undefined
Initial value : Initial value of the register after reset
0 : Initial value is "0"
1 : Initial value is "1"
X : Initial value is undefined

The multiple bits are written as follows in this manual.
Example : bit7:0 indicates the bits from bit7 to bit0
The values such as for addresses are written as follows in this manual.
Hexadecimal number : "0x" is attached in the beginning of a value as a prefix (example : 0xFFFF)
How to Use this Manual

Binary number  : "0b" is attached in the beginning of a value as a prefix (example : 0b1111)
Decimal number : Written using numbers only (example : 1000)
## Contents

1. **MainFlash Memory** .................................................................................................................. 7
    1.1 Overview .................................................................................................................................. 8
    1.2 Configuration .......................................................................................................................... 9
    1.3 Operating Description ............................................................................................................ 14
    1.4 Registers .................................................................................................................................. 31

2. **WorkFlash Memory** .................................................................................................................. 42
    2.1 Overview .................................................................................................................................. 43
    2.2 Configuration .......................................................................................................................... 44
    2.3 Operating Description ............................................................................................................ 45
    2.4 Registers .................................................................................................................................. 59

3. **Flash Security** .......................................................................................................................... 63
    3.1 Overview .................................................................................................................................. 64
    3.2 Operation Explanation ............................................................................................................. 65

4. **Serial Programming Connection** .......................................................................................... 66
    4.1 Serial Programmer .................................................................................................................. 67

**Revision History** .......................................................................................................................... 75

- **Major Changes** .......................................................................................................................... 75
- **Document Revision History** ...................................................................................................... 76
1. MainFlash Memory

This series is equipped with 512 KBytes to 1024 KBytes of MainFlash memory and 32KBytes of WorkFlash memory. This chapter gives an overview of, and explains the structure, operation, and registers of the MainFlash memory. See “CHAPTER WorkFlash Memory” for details of the WorkFlash memory. This series has built-in MainFlash memory with a capacity of 512 KBytes to 1024 KBytes that supports data erasing by all sectors, data erasing by unit of sector, and data writing by the CPU. Contents described with “flash memory” are information for the MainFlash memory in this chapter.

1.1 . Overview
1.2 . Configuration
1.3 . Operating Description
1.4 . Registers
1.1 Overview

This series is equipped with 512 KBytes to 1024 KBytes of built-in MainFlash memory. The built-in MainFlash memory can be erased data of sector-by-sector, all-sector batch erased data, and programmed data in units of half words (16 bits) by the Cortex-M4 CPU. This flash memory also has built-in ECC (Error Correction Code) functionality.

Flash Memory Features

Usable capacity:
Minimum configuration: 512Kbytes
Maximum configuration: 1024Kbytes
Because this series stores ECC codes, it is equipped with additional flash memory of 7 bits for every 4 bytes of memory described above.

High-speed flash:
Up to 72MHz 0Wait
Up to 160MHz Allowing Flash accelerator function (prefetch buffer/trace buffer) will achieve 0 Wait at high speed operational frequency

Operating mode:
1. CPU ROM mode
   This mode only allows reading of flash memory data. Word access is available. However, in this mode, it is not possible to activate the automatic algorithm*1 to perform writing or erasing.
2. CPU programming mode
   This mode allows reading, writing, and erasing of flash memory (automatic algorithm*1). Because word access is not available, programs that are contained in the flash memory cannot be executed while operating in this mode. Half-word access is available.
3. ROM writer mode
   This mode allows reading, writing, and erasing of flash memory from a ROM writer (automatic algorithm*1).

Built-in flash security function
(Prevents reading of the content of flash memory by a third party)
See “CHAPTER Flash Security” for details on the flash security function.

Equipped with an Error Correction Code (ECC) function that can correct up to 1 bit of errors in each word.(The device is not equipped with a function to detect 2-bit errors.) Errors are automatically corrected when memory is read. Furthermore, ECC codes are automatically added upon writing to flash memory. Because there are no read cycle penalties as a result of error correction, it is not necessary to consider the error correction penalties during software development.

Note:
This document explains flash memory in the case where it is being used in CPU mode.
For details on accessing the flash memory from a ROM writer, see the instruction manual of the ROM writer that is being used.

*1: Automatic algorithm = Embedded Algorithm
1.2 Configuration

This series consists of 512 KBytes to 1024 KBytes MainFlash memory area, a security code area, and a High-Speed CR trimming data area.

Figure 1-1 to Figure 1-4 shows the address and sector structure of the MainFlash memory built into this series as well as the address of security/CR trimming data.

See "CHAPTER Flash Security" for details on the security.

See Section "1.4.9 CRTRMM (CR Trimming Data Mirror Register)" and CHAPTER High-Speed CR Trimming” of the "FM4 Family Peripheral Manual" for details on the High-Speed CR trimming.

Table 1-1 MainFlash memory capacity of each product

<table>
<thead>
<tr>
<th>product</th>
<th>512KB</th>
<th>768KB</th>
<th>1024KB</th>
</tr>
</thead>
<tbody>
<tr>
<td>MB9BF166</td>
<td>MB9BF167</td>
<td>MB9BF168</td>
<td></td>
</tr>
<tr>
<td>MB9BF366</td>
<td>MB9BF367</td>
<td>MB9BF368</td>
<td></td>
</tr>
<tr>
<td>MB9BF466</td>
<td>MB9BF467</td>
<td>MB9BF468</td>
<td></td>
</tr>
<tr>
<td>MB9BF566</td>
<td>MB9BF567</td>
<td>MB9BF568</td>
<td></td>
</tr>
</tbody>
</table>
Figure 1-1 Memory map of MainFlash memory 512KB

0x0000_0000
0x0000_0000
0x0000_0000
0x0008_0000
0x0040_0000

CR trimming data
Security code

Flash memory
512KB

0x0000_2000 0x0000_6000 0x0000_8000 0x0000_0000
0x0001_0000 0x0002_0000 0x0003_0000 0x0000_0000
0x0004_0000 0x0005_0000 0x0006_0000 0x0000_0000
0x0007_0000 0x0008_0000 0x0009_0000 0x0000_0000
0x0000_0000 0x0000_0000 0x0000_0000 0x0000_0000

SA15(64KB)  SA14(64KB)  SA13(64KB)  SA12(64KB)  
SA11(64KB)  SA10(64KB)  SA9(64KB)  SA8(32KB)  
SA7(8KB)    SA6(8KB)    SA5(8KB)    SA4(8KB)    

+3 +2 +1 +0
Figure 1-2 Memory map of MainFlash memory 768KB

- CR trimming data
- Security code

Memory map:
- Flash memory 768KB
- Security code at 0x0040_0000
- CR trimming data at 0x0040_2000

SA4 (8KB)
SA5 (8KB)
SA6 (8KB)
SA7 (8KB)
SA8 (32KB)
SA9 (64KB)
SA10 (64KB)
SA11 (64KB)
SA12 (64KB)
SA13 (64KB)
SA14 (64KB)
SA15 (64KB)
SA16 (64KB)
SA17 (64KB)
SA18 (64KB)
SA19 (64KB)

Figure 1-3 Memory map of MainFlash memory 1024KB
Figure 1-4 Address of security/CR Trimming data

Figure 1-5 Bit configuration of the CR Trimming area
1.3 Operating Description

This section explains the MainFlash memory operation.

1.3.1 MainFlash Memory Access Modes
1.3.2 Automatic Algorithm
1.3.3 Explanation of MainFlash Memory Operation
1.3.4 Writing to MainFlash Memory in Products Equipped with ECC
1.3.5 MainFlash Accelerator
1.3.6 Cautions When Using MainFlash Memory

1.3.1 MainFlash Memory Access Modes

The following two access modes are available for accessing MainFlash memory from the CPU.

**CPU ROM mode**

This mode only allows reading of flash memory data. This mode is entered by setting the flash access size bits (FASZR:ASZ) to “10” (32-bit read), and enables word access. However, in this mode, it is not possible to execute commands, to activate the automatic algorithm or to write or erase data.

The flash memory always enters this mode after reset is released.

**CPU Programming mode**

This mode allows reading, writing, and erasing of data. This mode is entered by setting the flash access size bits (FASZR: ASZ) to "01" (16-bit read/write), and enables flash programming. Because word access is not possible in this mode, programs that are contained in the flash memory cannot be executed. The operation while in this mode is as follows.

During reading

Flash memory is accessed in half-words, with data read out in blocks of 16 bits.

During writing commands

The automatic algorithm can be activated to write or erase data. See Section "1.3.2 Automatic Algorithm" for details on the automatic algorithm.

<table>
<thead>
<tr>
<th>Access Mode</th>
<th>Access Size</th>
<th>Automatic Algorithm</th>
<th>Instruction execution in the Flash Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU ROM mode</td>
<td>32-bit</td>
<td>disable</td>
<td>enable</td>
</tr>
<tr>
<td>CPU programming mode</td>
<td>16-bit</td>
<td>enable</td>
<td>Prohibited</td>
</tr>
</tbody>
</table>

**Note:**

*The flash memory is always set to CPU ROM mode when a reset is released. Therefore, if a reset occurs after entering CPU programming mode, the flash access size bits (FASZR:ASZ) are set to "10" and the flash memory returns to CPU ROM mode.*
1.3.2 Automatic Algorithm

When CPU programming mode is used, writing to and erasing MainFlash memory is performed by activating the automatic algorithm. This section explains the automatic algorithm.

1.3.2.1 Command Sequence

1.3.2.2 Command Operating Explanations

1.3.2.3 Automatic Algorithm Run States

1.3.2.1 Command Sequence

The automatic algorithm is activated by sequentially writing half-word (16-bit) data to the MainFlash memory one to six times in a row. This is called a command. Table 1-3 shows the command sequences.

Table 1-3 Command sequence chart

<table>
<thead>
<tr>
<th>Command</th>
<th>No. of writes</th>
<th>1st write</th>
<th>2nd write</th>
<th>3rd write</th>
<th>4th write</th>
<th>5th write</th>
<th>6th write</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read/Reset</td>
<td>1</td>
<td>0xXXX</td>
<td>0xF0</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>Write</td>
<td>4</td>
<td>0xAA8</td>
<td>0xAA</td>
<td>0x554</td>
<td>0x55</td>
<td>0xAA8</td>
<td>0xAA</td>
</tr>
<tr>
<td>Flash erase</td>
<td>6</td>
<td>0xAA8</td>
<td>0xAA</td>
<td>0x554</td>
<td>0x55</td>
<td>0xAA8</td>
<td>0xAA</td>
</tr>
<tr>
<td>Sector erase</td>
<td>6</td>
<td>0xAA8</td>
<td>0xAA</td>
<td>0x554</td>
<td>0x55</td>
<td>0xAA8</td>
<td>0xAA</td>
</tr>
<tr>
<td>Sector erase suspended</td>
<td>1</td>
<td>0xXXX</td>
<td>0x80</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>Sector erase restarting</td>
<td>1</td>
<td>0xXXX</td>
<td>0x30</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
</tbody>
</table>

X: Any value
PA: Write address
SA: Sector address (Specify any address within the address range of the sector to erase)
PD: Write data

Notes:

In Table 1-3, the data notation only shows the lower 8 bits. The upper 8 bits can be set to any value.
Write commands as half-words at any time.

In Table 1-3, the address notation only shows the lower 16 bits. The upper 16 bits should be set to any address within the address range of the target flash memory. When the address outside the flash address range is specified, the command sequence would not operate correctly since the flash memory cannot recognize the command.

For the address when setting the flash security code, specify the address of "0x0040_0000".
For the address when setting or erasing the CR trimming data, specify the address of "0x0040_2000".
1.3.2.2 Command Operating Explanations

This section explains the command operating.

Read/Reset Command

The flash memory can be read and reset by sending the read/reset command to the target sector in sequence. When a read/reset command is issued, the flash memory maintains the read state until another command is issued.

When the execution of the automatic algorithm exceeds the time limit, the flash memory is returned to the read/reset state by issuing the read/reset command.

See Section "1.3.3.1 Read/Reset Operation" for details on the actual operation.

Program (Write) Command

The automatic algorithm can be activated and the data is written to the flash memory by issuing the write command to the target sector in four consecutive writes. Data writes can be performed in any order of addresses, and may also cross sector boundaries.

In CPU programming mode, data is written in half-words.

Once the forth command issuance has finished, the automatic algorithm is activated and the automatic write to the flash memory starts. After executing the automatic write algorithm command sequence, there is no need to control the flash memory externally.

See Section "1.3.3.2 Write Operation" for details on the actual operation.

Notes:

*The command is not recognized properly if the fourth write command (write data cycle) is issued to an odd address. Always issue it to an even address.*

*Only a single half-word of data can be written for each write command sequence.*

*To write multiple pieces of data, issue one write command sequence for each piece of data.*

Flash Erase Command

All of the sectors in flash memory can be batch-erased by sending the flash erase command to the target sector in six consecutive writes. Once the sixth sequential write has finished, the automatic algorithm is activated and the flash erase operation starts.

Sector Erase Command

A single sector of flash memory can be erased by sending the sector erase command to the target sector in six consecutive writes. Once the sixth sequential write has finished and 35 µs has elapsed (timeout interval), the automatic algorithm is activated and the sector erase operation begins.

To erase multiple sectors, issue the sector erase code (0x30) which is the sixth write code of the sector erase command to the address of the sector to erase within 35 µs (timeout interval). If the sector erase code is not issued within the timeout interval, the sector erase code added after the timeout interval has elapsed may become inactive.

Sector Erase Suspended Command

By issuing the sector erase suspended command during sector erase or during command timeout, sector erase can be suspended. In the sector erase suspended state, the read operation of memory cells of the sector not to erase is made possible.

See Section "1.3.3.5 Sector Erase Suspended Operation" for details on the actual operation.

Note:

This command is only valid during sector erase. It is ignored even if it is issued during flash erase or during write.

Sector Erase Restart Command

In order to restart the erase operation in the sector erase suspended state, issue the sector erase restart command. Issuing the sector erase restart command returns the flash memory to the sector erase state and restarts the erase operation.

See Section "1.3.3.6 Sector Erase Restart Operation" for details on the actual operation.

Note:

*This command is only valid during sector erase suspended. It is ignored even if it is issued during sector erase.*
1.3.2.3 Automatic Algorithm Run States

Because writing and erasing of flash memory is performed by the automatic algorithm, whether or not the automatic algorithm is currently executing can be checked using the flash ready bit (FSTR:RDY) and the operating status can be checked using the hardware sequence flags.

Hardware Sequence Flags

These flags indicate the status of the automatic algorithm. When the flash ready bit (FSTR:RDY) is "0", the operating status can be checked by reading any address in flash memory.

Figure 1-6 shows the bit structure of the hardware sequence flags.

Figure 1-6 Bit structure of the hardware sequence flags

<table>
<thead>
<tr>
<th>In the event of half-word access</th>
<th>In the event of byte access</th>
</tr>
</thead>
<tbody>
<tr>
<td>bit 15</td>
<td>14</td>
</tr>
<tr>
<td>Undefined</td>
<td>Undefined</td>
</tr>
<tr>
<td>bit 7</td>
<td>6</td>
</tr>
<tr>
<td>DPOL</td>
<td>TOGG</td>
</tr>
</tbody>
</table>

Notes:

These flags cannot be read using word access. When in CPU programming mode, always read using half-word or byte access.

In CPU ROM mode, the hardware sequence flags cannot be read no matter which address is read.

Because the correct value might not be read out immediately after issuing a command, ignore the first value of the hardware sequence flags that is read after issuing a command.

Status of each bit and MainFlash memory

Table 1-4 shows the correspondence between each bit of the hardware sequence flags and the status of the flash memory.

Table 1-4 List of hardware sequence flag states

<table>
<thead>
<tr>
<th>State</th>
<th>DPOL</th>
<th>TOGG</th>
<th>TLOV</th>
<th>SETI</th>
<th>TOGG2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Running</td>
<td>Automatic write operation</td>
<td>Inverted data (*1)</td>
<td>Toggle</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>Flash erase</td>
<td>0</td>
<td>Toggle</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>timeout interval</td>
<td>0</td>
<td>Toggle</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>erase</td>
<td>0</td>
<td>Toggle</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>Read (Sector to be erased)</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>Read (Sector not to be erased)</td>
<td>Data (*1)</td>
<td>Data (*1)</td>
<td>Data (*1)</td>
<td>Data (*1)</td>
</tr>
<tr>
<td></td>
<td>Automatic write operation (Sector not to be erased)</td>
<td>Inverted data (*1)</td>
<td>Toggle</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Time limit exceeded</td>
<td>Automatic write operation</td>
<td>Inverted data (*1)</td>
<td>Toggle</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>Automatic erase</td>
<td>0</td>
<td>Toggle</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

*1: See "Bit Descriptions" for the values that can be read.
Bit Descriptions

[bit15:8] Undefined bits

[bit7] DPOL: Data polling flag bit

When the hardware sequence flags are read, by specifying an arbitrary address, this bit uses a data polling function to indicate whether or not the automatic algorithm is currently running. The value that is read out varies depending on the operating state.

During writing
While write is in progress:
Reads out the opposite value (inverse data) of bit7 of data written at the last command sequence (PD).
This does not access the address that was specified for reading the hardware sequence flags.
After write finishes:
Reads out the value of bit7 of the address specified for reading the hardware sequence flags.

During sector erase
While sector erase is executing:
Reads out "0" from all areas of flash memory.
After sector erase finishes:
Always reads out "1".

During flash erase
While flash erase is executing: Always reads out "0".
After flash erase: Always reads out "1".

During sector erase suspended
When this bit is read out by specifying an address in the sector specified as sector erase:
Reads out "0".
When this bit is read out by specifying an address in the sector other than specified as sector erase:
Reads out the value of bit7 of a specified address.

While write is in progress:
Reads out the opposite value (inverse data) of bit7 of data written at the last command sequence (PD).
This does not access the address that was specified for reading the hardware sequence flags.

Note:

The data for a specified address cannot be read while the automatic algorithm is running. Confirm that the automatic algorithm has finished running by using this bit before reading data.
[bit6] TOGG: Toggle Flag Bit

When the hardware sequence flags are read by specifying an arbitrary address, this bit indicates whether or not the automatic algorithm is currently running. The value that is read out varies depending on the operating state.

During write, sector erase, or flash erase

During write, sector erase, or flash erase:

When this bit is read out continuously, it alternatingly returns "1" and "0" (toggles). The address that was specified for reading the hardware sequence flags is not accessed.

After write, sector erase, or flash erase has finished:

Reads out the value of bit 6 of the address specified for reading the hardware sequence flags.

During sector erase suspended

When this bit is read out by specifying an address in the sector specified as sector erase:

Reads out "0".

When this bit is read out by specifying an address in the sector other than specified as sector erase:

Reads out the value of bit6 of a specified address.

While write is in progress:

When this bit is read out continuously, it alternatingly returns "1" and "0" (toggles). The address that was specified for reading the hardware sequence flags is not accessed.

[bit5] TLOV: Timing Limit Exceeded Flag Bit

When the hardware sequence flags are read by specifying an arbitrary address, this bit indicates whether or not the execution time of the automatic algorithm has exceeded the rated time defined internally within the flash memory (number of internal pulses). The value that is read out varies depending on the operating state.

During write, sector erase, or flash erase

The following values are read out.

0: Within the rated time
1: Rated time exceeded

When this bit is "1", if the DPOL bit and TOGG bit indicate that the automatic algorithm is currently executing, that means a failure occurred during the write or erase.

For example, because data that has been written to "0" cannot be overwritten to "1" in flash memory, if "1" is written to an address that has been written to "0", the flash memory is locked and the automatic algorithm does not finish. In this case, the value of the DPOL bit remains invalid, and "1" and "0" are continuously read out alternatingly from the TOGG bit. Once the rated time is exceeded while still in this state, this bit changes to "1". If this bit changes to "1", issue the reset command.

During sector erase suspended

When this bit is read out by specifying an address in the sector specified as sector erase:

Reads out "0".

When this bit is read out by specifying an address in the sector other than specified as sector erase:

Reads out the value of bit5 of a specified address.

During writing:

The following values are read out.
0: Within the rated time  
1: Rated time exceeded

When this bit is "1", if the DPOL bit and TOGG bit indicate that the automatic algorithm is currently executing, that means a failure occurred during the write or erase.

Note:
If this bit is "1", it indicates that the flash memory was not used correctly. This is not a malfunction of the flash memory. Perform the appropriate processing after issuing the reset command.

[bit4] Undefined bit

[bit3] SETI: Sector Erase Timer Flag Bit

When a sector is erased, a timeout interval of 35 μs is required from when the sector erase command is issued until the sector erase actually begins.
When the hardware sequence flags are read by specifying an arbitrary address, this bit indicates whether or not the flash memory is currently in the sector erase command timeout interval.
The value that is read out varies depending on the operating state.

During sector erase:
When sectors are being erasing, it can be checked whether or not the following sector erase code can be accepted by checking this bit before inputting the following sector erase code.
The following values are read out without accessing the address specified in order to read the hardware sequence flags.

0: Within sector erase timeout interval
The following sector erase code (0x30) can be accepted.
1: Sector erase timeout interval exceeded
In this case, if the DPOL bit and TOGG bit indicate that the automatic algorithm is currently executing, the erase operation has started internally within the flash memory. In this case, commands other than the sector erase suspended (0xB0) are ignored until the internal flash memory erase operation has finished.

During sector erase suspended
When this bit is read out by specifying an address in the sector specified as sector erase:
  Reads out "1".
When this bit is read out by specifying an address in the sector other than specified as sector erase:
  Reads out the value of bit3 of a specified address.
During writing:
  Reads out "1".

[bit2] TOGG2: Toggle flag bit

In the sector erase suspended state, a sector which is not the erase target can be read. However, the erase target sector cannot be read. This toggle bit flag can detect whether the corresponding sector is the erase target sector during the sector erase suspend by checking the toggle operation of the read data.

During writing
  Reads out "0".
During sector erase or flash erase
  When this bit is read out continuously, "1" and "0" are alternately read (toggle operation).
During sector erase suspended
When this bit is read out by specifying an address in the sector specified as sector erase:
When this bit is read out continuously, "1" and "0" are alternately read (toggle operation)
When this bit is read out by specifying an address in the sector other than specified as sector erase:
Reads out the value of bit2 of a specified address.
During writing:
Reads out "0".

[bit1:0] Undefined bits
1.3.3 Explanation of MainFlash Memory Operation

The operation of the MainFlash memory is explained for each command.

1.3.3.1 Read/Reset Operation

1.3.3.2 Write Operation

1.3.3.3 Flash Erase Operation

1.3.3.4 Sector Erase Operation

1.3.3.5 Sector Erase Suspended Operation

1.3.3.6 Sector Erase Restart Operation

1.3.3.1 Read/Reset Operation

This section explains the read/reset operation.

To place the flash memory in the read/reset state, send read/reset commands to the target sector consecutively. Because the read/reset state is the default state of the flash memory, the flash memory always returns to this state when the power is turned on or when a command finishes successfully. When the power is turned on, there is no need to issue a data read command. Furthermore, because data can be read by normal read access and programs can be accessed by the CPU while in the read/reset state, there is no need to issue read/reset commands.

1.3.3.2 Write Operation

This section explains the write operation.

Writes are performed according to the following procedure.

1. The write command is issued to the target sector sequentially
   The automatic algorithm activates and the data is written to the flash memory.
   After the write command is issued, there is no need to control the flash memory externally.
2. Perform read access on the address that was written
   The data that is read is the hardware sequence flags. Therefore, once bit7 (the DPOL bit) of the read data matches the value that was written, the write to the flash memory has finished. If the write has not finished, the reverse value (inverted data) of bit7 written at the last command sequence (PD) is read out.

Figure 1-7 shows an example of a write operation to the flash memory.
Figure 1-7 Example write operation

Notes:

See Section "1.3.2 Automatic Algorithm" for details on the write command.

Because the value of the DPOL bit of the hardware sequence flags changes at the same time as the TLOV bit, the value needs to be checked again even if the TLOV bit is "1".

The toggle operation stops at the same time as the TOGG bit and TLOV bit of the hardware sequence flags change to "1". Therefore, even if the TLOV bit is "1", the TOGG bit needs to be checked again.

Although the flash memory can be written in any sequence of addresses regardless of crossing sector boundaries, only a single half-word of data can be written with each write command sequence. To write multiple pieces of data, issue one write command sequence for each piece of data.

All commands issued to the flash memory during the write operation are ignored.
If the device is reset while the write is in progress, the data that is written is not guaranteed. Because ECC bits are added in this series, writes are always required to be performed in units of 32 bits by using two 16-bit writes. See Section "1.3.4 Writing to MainFlash Memory in Products Equipped with ECC" for details on the procedure.

1.3.3.3 Flash Erase Operation
This section explains the flash erase operation.

All sectors in flash memory can be erased in one batch. Erasing all of the sectors in one batch is called flash erase.

The automatic algorithm can be activated and all of the sectors can be erased in one batch by sending the flash erase command sequentially to the target sector.
See Section "1.3.2 Automatic Algorithm" for details on the flash erase command.

1. Issue the flash erase command sequentially to the target sector
   The automatic algorithm is activated and the flash erase operation of the flash memory begins.
2. Perform read access to an arbitrary address
   The data that is read is the hardware sequence flag. Therefore, if the value of bit7 (the DPOL bit) of the data that was read is "1", that means the flash erase has finished.

   The time required to erase the flash is "sector erase time \times total number of sectors + flash write time (preprogramming)". Once the flash erase operation has finished, the flash memory returns to read/reset mode.

1.3.3.4 Sector Erase Operation
This section explains the sector erase operation.

Sectors in the flash memory can be selected and the data of only the selected sectors can be erased. Multiple sectors can be specified at the same time.

Sectors are erased according to the following sequence.

1. Issue the sector erase command sequentially to the target sector
   Once 35 μs has elapsed (the timeout interval), the automatic algorithm activates and the sector erase operation begins.
   To erase multiple sectors, issue the erase code (0x30) to an address in the sector to erase within 35 μs (the timeout interval). If the code is issued after the timeout interval has elapsed, the added sector erase code may be invalid.
2. Perform read access to an arbitrary address
   The data that is read is the hardware sequence flags. Therefore, if the value of bit7 (the DPOL bit) of the data that was read is "1", that means the sector erase has finished.
   Furthermore, it can be checked whether or not the sector erase has finished by using the TOGG bit. Figure 1-8 shows an example of the sector erase procedure for the case of using the TOGG bit for confirmation.
**Figure 1-8 Example sector erase procedure**

- **Start of erase**
  - Set the ASZ bit of Flash access size register (FASZR) to "01"
  - Read Flash access size register (FASZR) (Dummy)

- **Sector erase command sequence**
  1. Addr:000X_XAA8 Data:XXAA
  2. Addr:000X_X554 Data:XX55
  3. Addr:000X_XAA8 Data:XX80
  4. Addr:000X_XAA8 Data:XXAA
  5. Addr:000X_X554 Data:XX55

- **Write erase code (0xXX30) to sector to be erased**
  - Internal address read (dummy)
  - Internal address read

- **SETI bit?**
  - 0
    - No erasing specification occurs within 35μs additionally.
      - Set the flag for starting again from the remainder and suspend the erasing.
  - 1

- **There is another sector to be erased**
  - Yes
  - Internal address read 1
  - Internal address read 2
  - TOGG bit values in Internal address read 1 and 2 are the same
    - Yes
      - Timing limit is exceeded (TLOV bit)
      - Internal address read 1
      - Internal address read 2
      - TOGG bit values in Internal address read 1 and 2 are the same
        - Yes
          - Flag for starting again from the remainder?
        - No
          - Verify with a hardware sequence flag.
      - No
      - End of erase
  - No
    - Internal address read
    - Flag for starting again from the remainder?
    - No
      - End of erase
      - Verification with a hardware sequence flag.
    - Yes
      - SETI bit?
    - 0
      - Fail of erase
      - Yes
      - Set the ASZ bit of Flash access size register (FASZR) to "10"
      - Read Flash access size register (FASZR) (Dummy)
      - End of erase
    - 1
      - Internal address read
      - Flag for starting again from the remainder?
      - No
        - End of erase
        - Verification with a hardware sequence flag.
      - Yes
        - SETI bit?
        - 0
          - Fail of erase
          - Yes
            - Set the ASZ bit of Flash access size register (FASZR) to "10"
            - Read Flash access size register (FASZR) (Dummy)
            - End of erase
          - No
            - Internal address read
            - Flag for starting again from the remainder?
            - No
              - End of erase
              - Verification with a hardware sequence flag.
            - Yes
              - SETI bit?
              - 0
                - Fail of erase
                - Yes
                  - Set the ASZ bit of Flash access size register (FASZR) to "10"
                  - Read Flash access size register (FASZR) (Dummy)
                  - End of erase
                - No
                  - Internal address read
                  - Flag for starting again from the remainder?
                  - No
                    - End of erase
                    - Verification with a hardware sequence flag.
                  - Yes
                    - SETI bit?
                    - 0
                      - Fail of erase
                      - Yes
                        - Set the ASZ bit of Flash access size register (FASZR) to "10"
                        - Read Flash access size register (FASZR) (Dummy)
                        - End of erase
                      - No
                        - Internal address read
                        - Flag for starting again from the remainder?
                        - No
                          - End of erase
                          - Verification with a hardware sequence flag.
                        - Yes
                          - SETI bit?
                          - 0
                            - Fail of erase
                            - Yes
                              - Set the ASZ bit of Flash access size register (FASZR) to "10"
                              - Read Flash access size register (FASZR) (Dummy)
                              - End of erase
                            - No
                              - Internal address read
                              - Flag for starting again from the remainder?
                              - No
                                - End of erase
                                - Verification with a hardware sequence flag.
                              - Yes
                                - SETI bit?
                                - 0
                                  - Fail of erase
                                  - Yes
                                    - Set the ASZ bit of Flash access size register (FASZR) to "10"
                                    - Read Flash access size register (FASZR) (Dummy)
                                    - End of erase
                                  - No
                                    - Internal address read
                                    - Flag for starting again from the remainder?
                                    - No
                                      - End of erase
                                      - Verification with a hardware sequence flag.
                                    - Yes
                                      - SETI bit?
                                      - 0
                                        - Fail of erase
                                        - Yes
                                          - Set the ASZ bit of Flash access size register (FASZR) to "10"
                                          - Read Flash access size register (FASZR) (Dummy)
                                          - End of erase
                                        - No
                                          - Internal address read
                                          - Flag for starting again from the remainder?
                                          - No
                                            - End of erase
                                            - Verification with a hardware sequence flag.
                                          - Yes
                                            - SETI bit?
                                            - 0
                                              - Fail of erase
                                              - Yes
                                                - Set the ASZ bit of Flash access size register (FASZR) to "10"
                                                - Read Flash access size register (FASZR) (Dummy)
                                                - End of erase
                                              - No
                                                - Internal address read
                                                - Flag for starting again from the remainder?
                                                - No
                                                  - End of erase
                                                  - Verification with a hardware sequence flag.
                                                - Yes
                                                  - SETI bit?
                                                  - 0
                                                    - Fail of erase
                                                    - Yes
                                                      - Set the ASZ bit of Flash access size register (FASZR) to "10"
                                                      - Read Flash access size register (FASZR) (Dummy)
                                                      - End of erase
                                                    - No
                                                      - Internal address read
                                                      - Flag for starting again from the remainder?
                                                      - No
                                                        - End of erase
                                                        - Verification with a hardware sequence flag.
                                                      - Yes
                                                        - SETI bit?
                                                        - 0
                                                          - Fail of erase
                                                          - Yes
                                                            - Set the ASZ bit of Flash access size register (FASZR) to "10"
                                                            - Read Flash access size register (FASZR) (Dummy)
                                                            - End of erase
                                                          - No
                                                            - Internal address read
                                                            - Flag for starting again from the remainder?
                                                            - No
                                                              - End of erase
                                                              - Verification with a hardware sequence flag.
                                                            - Yes
                                                              - SETI bit?
                                                              - 0
                                                                - Fail of erase
                                                                - Yes
                                                                  - Set the ASZ bit of Flash access size register (FASZR) to "10"
                                                                  - Read Flash access size register (FASZR) (Dummy)
                                                                  - End of erase
                                                                - No
                                                                  - Internal address read
                                                                  - Flag for starting again from the remainder?
                                                                  - No
                                                                    - End of erase
                                                                    - Verification with a hardware sequence flag.
                                                                  - Yes
                                                                    - SETI bit?
                                                                    - 0
                                                                      - Fail of erase
                                                                      - Yes
                                                                        - Set the ASZ bit of Flash access size register (FASZR) to "10"
                                                                        - Read Flash access size register (FASZR) (Dummy)
                                                                        - End of erase
                                                                      - No
                                                                        - Internal address read
                                                                        - Flag for starting again from the remainder?
                                                                        - No
                                                                          - End of erase
                                                                          - Verification with a hardware sequence flag.
                                                                        - Yes
                                                                          - SETI bit?
                                                                          - 0
                                                                            - Fail of erase
                                                                            - Yes
                                                                              - Set the ASZ bit of Flash access size register (FASZR) to "10"
                                                                              - Read Flash access size register (FASZR) (Dummy)
                                                                              - End of erase
                                                                            - No
                                                                              - Internal address read
                                                                              - Flag for starting again from the remainder?
                                                                              - No
                                                                                - End of erase
                                                                                - Verification with a hardware sequence flag.
                                                                              - Yes
                                                                                - SETI bit?
                                                                                - 0
                                                                                  - Fail of erase
                                                                                  - Yes
                                                                                    - Set the ASZ bit of Flash access size register (FASZR) to "10"
                                                                                    - Read Flash access size register (FASZR) (Dummy)
                                                                                    - End of erase
                                                                                  - No
                                                                                    - Internal address read
                                                                                    - Flag for starting again from the remainder?
                                                                                    - No
                                                                                      - End of erase
                                                                                      - Verification with a hardware sequence flag.
USR-02-04905 Rev. *B
The time required to erase a sector is "(sector erase time + sector write time (preprogramming)) × number of sectors". Once the sector erase operation has finished, the flash memory returns to read/reset mode.

Notes:
See Section "1.3.2 Automatic Algorithm" for details on the sector erase command.

Because the value of the DPOL bit of the hardware sequence flags changes at the same time as the TLOV bit, the value needs to be checked again even if the TLOV bit is "1".

The toggle operation stops at the same time as the TOGG bit and TLOV bit of the hardware sequence flags change to "1". Therefore, even if the TLOV bit is "1", the TOGG bit needs to be checked again.

If a command other than the sector erase command or the erase suspended command is issued during sector erase, including the timeout interval, it is ignored.

1.3.3.5 Sector Erase Suspended Operation
This section explains the sector erase suspended operation.

When the sector erase suspended command is sent during sector erase or in the command timeout state, the flash memory makes a transition to the sector erase suspended state and temporarily suspends the erase operation. By sending the erase restart command, the flash memory is returned to the sector erase state and can restart the suspended erase operation. However, even if the flash memory has changed from the command timeout state to the sector erase suspended state, when the erase restart command is written properly, the flash memory does not make a transition to the command timeout state but make a transition to the sector erase state and restarts the sector erase operation immediately.

**Sector Erase Suspended Operation**
Sector erase is suspended in the following steps:

1. Write the sector erase suspended command to an arbitrary address within the address range of the flash memory during the time between the command timeout interval and the sector erase interval.
2. If the sector erase suspended command is issued during the command timeout interval, stop timeout immediately and suspend the erase operation. If the sector erase suspended command is issued during sector erase, it takes up to 35 μs until erasing is actually stopped.

Notes:
See Section "1.3.2 Automatic Algorithm" for details on the sector erase suspended command.

Sector erase can only be suspended during the time between the command timeout interval and the sector erase interval. Flash erase cannot be suspended. In addition, even if the sector erase suspended command is issued again during sector erase suspended, it is ignored.

**State after Sector Erase Suspended**
If a sector to erase is read out after sector erase suspended, the hardware sequence flag is read out. On the other hand, if a sector not to erase is read out, data of a memory cell is read out.

Note:
New erase command is ignored in the sector erase suspended state.
1.3.3.6 Sector Erase Restart Operation

This section explains the operation for restarting sector erase during sector erase suspended.

When the sector erase restart command is issued to an arbitrary address while sector erase is suspended, sector erase can be restarted.

When the sector erase restart command is issued, the sector erase operation during sector erase suspended is restarted.

See Section "1.3.2 Automatic Algorithm" for details on the sector erase restart command.

Notes:

The sector erase restart command is only valid during sector erase suspended. Even if the sector erase restart command is issued during sector erase, it is ignored.

After the sector erase restart command is issued, it takes more than 2 ms until the sector erase operation is restarted. Therefore, when erase restart and erase stop are repeated at intervals less than this time, timing limit is exceeded while no erase operation is in progress. If the sector erase suspended command is to be issued again after the sector erase restart command is issued, leave an interval more than 2 ms after the sector erase restart command is issued.

1.3.4 Writing to MainFlash Memory in Products Equipped with ECC

This section explains the writing to MainFlash memory in products equipped with ECC.

Because ECC (Error Correction Codes) are attached to each word in this series, writes need to be performed in blocks of words. Write the data one word at a time by writing two half-words consecutively using the following procedure. If this procedure is not followed, the data is written to the flash memory without calculating the ECC, and the written data will not be read correctly.

1. Set the flash access size setting to 16 bits. (FASZR:ASZ="01")
   Perform a dummy read, after setting the FASZR register.
2. Issue a write command. Write address = PA, Write data = PD[15:0]
   See Section "1.3.3.2 Write Operation" for details on the write command.
3. Read the hardware sequence flags once. Because the correct value might not be read out immediately after issuing a command, this read value should be ignored.
4. Read the hardware sequence flags until the write has finished.
   See Section "1.3.2.3 Automatic Algorithm Run States" for details on reading the hardware sequence flags.
5. Issue a write command. Write address = PA+2, Write data = PD[31:16]
   At this time, the hardware automatically calculates the ECC codes together with PD[15:0] from step 2, and also automatically writes the ECC codes at the same time.
6. Read the hardware sequence flags once. Because the correct value might not be read out immediately after issuing a command, this read value should be ignored.
7. Read the hardware sequence flags until the write has finished.
8. If there is more write data, return to step 2. Once finished writing all of the data, proceed to step 9.
9. Switch to CPU ROM mode. Set the flash access size setting to 32 bits. (FASZR:ASZ="10")
   Perform a dummy read, after setting the FASZR register.
10. Read the value that was written, and check that the correct value can be read. Furthermore, even if the correct value was read, check the flash error bits (FSTR:ERR) to ensure that there have been no ECC corrections. If an ECC correction has occurred, erase the flash memory and start again from the beginning.

PA : Write address (word-aligned)
PD[31:0] : Write data
PD[31:16] : Upper 16 bits of the write data
PD[15:0] : Lower 16 bits of the write data
1.3.5 MainFlash Accelerator

This section explains the MainFlash accelerator.

This series is equipped with Flash accelerator for instruction code to achieve 0 wait at high speed operation (MAX: 160 MHz).

The Flash accelerator has the following functions:

1. Prefetch Buffer
   Addresses will be prefetched to save the instructions in the prefetch buffer. The prefetch buffer consists of 128 bits × 2. If the address hits in this buffer, the value will be output with 0 Wait.

2. Trace Buffer
   16 Kbyte RAM is employed for trace buffer. Values read from the Flash memory will be stored in this buffer at all times. After instruction fetch, if the value has been stored in the trace buffer, it becomes buffer hit and output the value with 0 Wait.

Flash Accelerator operating flow and the number of Wait are shown in Figure 1-9.

Prefetch buffer access occurs at initial state. If the address do not hit in the prefetch buffer, it becomes prefetch miss. Then, it waits for one cycle and the access is switched to the trace buffer. However, if the value is hit in the trace buffer, it becomes buffer hit and outputs the value stored in the trace buffer with 0 Wait.

If the address do not hit in the trace buffer and a buffer miss occurs, the access will be switched to one for prefetch buffer again. In that time, the access to the flash memory occurs and the wait cycle of 4 or 5 cycle wait is generated.

If the address do not hit in both prefetch buffer and trace buffer, 3 or 4 cycle wait for flash memory access is generated.

When the trace buffer function is disabled by register setting (See Section "1.4.5 FBFCR (Flash Buffer Control Register)"), switch from prefetch buffer to trace buffer does not occur. At the prefetch miss, it requires 3 or 4 cycle wait cycle for flash memory access.
After a reset, RWT bits in FRWTR register becomes "10" to enter flash accelerator mode and operate the prefetch buffer function but the trace buffer function has still been stopped. In order to activate this function, "1" must be written to BE bit in FBFCR (Flash Buffer Control Register). See "1.4.5 FBFCR (Flash Buffer Control Register)" for details.
1.3.6 Cautions When Using MainFlash Memory

This section explains the cautions when using MainFlash memory.

If this device is reset during the write, the data that is written cannot be guaranteed. Moreover, it is necessary to prevent an unexpected reset like Watchdog Timer from occurring during the writing and deleting.

If the CPU programming mode is configured (ASZ=01) in the ASZ[1:0] bits of the flash access size register (FASZR), do not execute any programs in the flash memory. The correct values will not be retrieved and the program will run out of control.

If the CPU programming mode is configured (ASZ=01) in the ASZ[1:0] bits of the flash access size register (FASZR) and the interrupt vector table is in the flash memory, ensure that no interrupt requests occur. The correct values will not be retrieved and the program will run out of control.

If the CPU programming mode is configured (ASZ=01) in the ASZ[1:0] bits of the flash access size register (FASZR), do not transition to low power consumption mode.

If the CPU ROM mode is configured (ASZ=10) in the ASZ[1:0] bits of the flash access size register (FASZR), do not write to the flash memory.

If the CPU programming mode is configured (ASZ=01) in the ASZ[1:0] bits of the flash access size register (FASZR), always write to the flash memory in half-words. Do not write in bytes.

Immediately after issuing the automatic algorithm command to the flash memory, always perform a dummy read before reading the data that is actually wanted. If data is read immediately after issuing the automatic algorithm command, the read value cannot be guaranteed.

If the device is forced to transit to the low power consumption mode, ensure the operations of the flash memory automatic algorithm is completed.

See "CHAPTER Low Power Consumption Mode" of the "FM4 Family Peripheral Manual" for details on the low power consumption mode.

Since ECC bits are added in this series, it is necessary to perform data programming in units of 32 bits by using 2 times for 16bit writes. See Section "1.3.4 Writing to MainFlash Memory in Products Equipped with ECC" for details on the procedure.
1.4 Registers

This section explains the registers.

List of Registers

<table>
<thead>
<tr>
<th>Abbreviated Register Name</th>
<th>Register Name</th>
<th>Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>FASZR</td>
<td>Flash Access Size Register</td>
<td>1.4.1</td>
</tr>
<tr>
<td>FRWTR</td>
<td>Flash Read Wait Register</td>
<td>1.4.2</td>
</tr>
<tr>
<td>FSTR</td>
<td>Flash Status Register</td>
<td>1.4.3</td>
</tr>
<tr>
<td>FSYNDDN</td>
<td>Flash Sync Down Register</td>
<td>1.4.4</td>
</tr>
<tr>
<td>FBFCR</td>
<td>Flash Buffer Control Register</td>
<td>1.4.5</td>
</tr>
<tr>
<td>FICR</td>
<td>Flash Interrupt Register</td>
<td>1.4.6</td>
</tr>
<tr>
<td>FISR</td>
<td>Flash Interrupt Status Register</td>
<td>1.4.7</td>
</tr>
<tr>
<td>FICLR</td>
<td>Flash Interrupt Clear Register</td>
<td>1.4.8</td>
</tr>
<tr>
<td>CRTRMM</td>
<td>CR Trimming Data Mirror Register</td>
<td>1.4.9</td>
</tr>
<tr>
<td>FERRAD</td>
<td>Flash ECC ERR Address Capture Register</td>
<td>1.4.10</td>
</tr>
</tbody>
</table>
1.4.1 FASZR (Flash Access Size Register)

This section explains the FASZR.

This register configures the access size for flash memory. After reset is released, ASZ is set to "10" (32-bit read), and the flash memory enters CPU ROM mode. To put the flash memory into CPU programming mode, set ASZ to "01".

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASZ</td>
<td>1:0</td>
<td>Flash Access Size</td>
</tr>
<tr>
<td></td>
<td></td>
<td>00: Setting prohibited</td>
</tr>
<tr>
<td></td>
<td></td>
<td>01: 16-bit read/write (CPU programming mode)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>10: 32-bit read (CPU ROM mode: Initial value)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>11: Setting prohibited</td>
</tr>
</tbody>
</table>

[bit7:2] Reserved bits

The read values are undefined. Ignored on write.

[bit1:0] ASZ: Access Size

Specifies the access size of the flash memory.

Notes:

When ASZ is set to "01", always perform writes to flash using half-word access (16-bit access).

Do not change this register using an instruction that is contained in the flash memory. Overwrite this register from a program in any other area except for flash memory.

Perform a dummy read to register, after changing this register.

When ASZ="01", BS bit and BE bit in FBFCR register are both cleared to "0", and the trace buffer function is set to OFF.
1.4.2 FRWTR (Flash Read Wait Register)

This section explains the FRWTR.

This register is effective when ASZ="10" (32-bit read mode).

It configures the access method for flash memory.

<table>
<thead>
<tr>
<th>bit Field</th>
<th>bit Attribute</th>
<th>bit Initial Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>7-6</td>
<td>Reserved</td>
<td>RW</td>
</tr>
<tr>
<td>5-4</td>
<td></td>
<td>R</td>
</tr>
<tr>
<td>3-2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1-0</td>
<td>RWT</td>
<td></td>
</tr>
</tbody>
</table>

[bit7:2] Reserved bits

The read values are undefined. Ignored on write.

[bit1:0] RWT: Read Wait Cycle

Specifies the access method for flash memory.

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RWT</td>
<td>1:0</td>
<td>Read Wait Cycle</td>
</tr>
<tr>
<td></td>
<td></td>
<td>00: 0 cycle wait mode (0 latency)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This setting can be used when HCLK is 72 MHz or less.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>01: Setting prohibited</td>
</tr>
<tr>
<td></td>
<td></td>
<td>10: Flash Accelerator mode (Initial value)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This setting must be used when HCLK is over 72 MHz.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>11: Setting prohibited</td>
</tr>
</tbody>
</table>

In flash accelerator mode (RWT = 10), allowing operating Flash Accelerator prefetch buffer function achieves 0 Wait at high speed operational frequency (up to 160 MHz).

After the Flash Accelerator mode is allowed (after "10" is written to RWT bits), allowing operating Flash Accelerator trace buffer function (See Section “1.4.5 FBFCR (Flash Buffer Control Register)”) achieves additional progress of performance.

When HCLK is 72 MHz or less, 0 cycle wait mode (RWT = 00) is suitable for CPU operation.

Notes:

* Do not set RWT to "00"(0 cycle wait mode) if HCLK exceeds 72 MHz.
* While RWT setting is 00, HCLK must not exceed 72 MHz.
* Perform a dummy read to register, after changing this register.
1.4.3 FSTR (Flash Status Register)

This section explains the FSTR.

This is a status register of flash memory.

<table>
<thead>
<tr>
<th>bit</th>
<th>Field</th>
<th>Attribute</th>
<th>Initial Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>Reserved</td>
<td>RW</td>
<td>0</td>
</tr>
<tr>
<td>6</td>
<td></td>
<td>R</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td></td>
<td>R</td>
<td>X</td>
</tr>
<tr>
<td>4</td>
<td>ERR</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>HNG</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>RDY</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**[bit7:3] Reserved bits**

The read values are undefined. Ignored on write.

**[bit2] ERR: Flash ECC Error**

This bit is set to "1" if ECC error correction occurs.

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ERR</td>
<td>2</td>
<td>Flash ECC Error</td>
</tr>
<tr>
<td></td>
<td></td>
<td>On read:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Correction due to an ECC error has not occurred.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Correction due to an ECC error has occurred.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>On write:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Clears this bit.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Ignored.</td>
</tr>
</tbody>
</table>

**[bit1] HNG: Flash Hang**

Indicates whether the flash memory is in the HANG state. Flash memory enters the HANG state if the timing is exceeded (See "[bit5] TLOV: Timing Limit Exceeded Flag Bit"). If this bit becomes "1", issue a reset command. (See Section "1.3.2.1 Command Sequence")

Because the correct value might not be read out immediately after issuing an automatic algorithm command, ignore the value of this bit as read out the first time after a command is issued.

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>HNG</td>
<td>1</td>
<td>Flash Hang</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: The flash memory HANG state has not been detected.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: The flash memory HANG state has been detected.</td>
</tr>
</tbody>
</table>

**[bit0] RDY: Flash Rdy**

Indicates whether a flash memory write or erase operation using the automatic algorithm is in progress or finished. While an operation is in progress, data cannot be written and the flash memory cannot be erased.

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RDY</td>
<td>0</td>
<td>Flash Rdy</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Operation in progress (cannot write or erase)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Operation finished (can write or erase)</td>
</tr>
</tbody>
</table>

Because the correct value might not be read immediately after an automatic algorithm command is issued, ignore the value of this bit as read the first time after a command is issued.
1.4.4 FSYNDN (Flash Sync Down Register)
This section explains the FSYNDN.

The wait cycle is inserted in the read access to the flash memory at the CPU ROM mode. Current consumption can be reduced by decreasing the access clock frequency of the flash memory.

<table>
<thead>
<tr>
<th>bit</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Field</td>
<td>Reserved</td>
<td>SD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Attribute</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Initial Value</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**[bit7:3] Reserved bits**
The read values are undefined. Ignored on write.

**[bit2:0] SD: Sync Down**
The wait cycle is inserted in the lead access of the flash memory.

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SD</td>
<td>2:0</td>
<td>000: 0 (Initial value) 001: +1 Wait 010: Setting is prohibited. 011: +3 Wait 100: Setting is prohibited. 101: +5 Wait 110: Setting is prohibited. 111: +7 Wait</td>
</tr>
</tbody>
</table>

The number of wait set by this bit is added to the RWT bits of the flash read wait register (FRWTR).

Example)
RWT=00 (0 cycle wait) and SD=011, 0+3=3 wait

**Notes:**
This register is valid only when RWT bits in FRWTR register is set to "00". In Flash Accelerator mode (RWT=10), the value of this register is ignored. Perform a dummy read to register, after changing this register.
1.4.5 FBFCR (Flash Buffer Control Register)

This section explains the FBFCR.

In flash accelerator mode (RWT = 10 in FRWTR register), allowing operating FLASH Accelerator trace buffer function by this register will further improve the performance.

<table>
<thead>
<tr>
<th>bit</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Field</td>
<td>Reserved</td>
<td>BS</td>
<td>BE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Attribute</td>
<td></td>
<td>R</td>
<td>RW</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Initial value</td>
<td></td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

[bit7:2] Reserved bits

The read values are undefined. Ignored on write.

[bit1] BS: Buffer Status

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BS</td>
<td>1</td>
<td>Buffer Status</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Trace buffer function is in stop or in initializing.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Trace buffer function operation is allowed.</td>
</tr>
</tbody>
</table>

[bit0] BE: Buffer Enable

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BE</td>
<td>0</td>
<td>Buffer Enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Trace buffer function will be stopped.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Trace buffer function operation is allowed.</td>
</tr>
</tbody>
</table>

After the trace buffer function operation is allowed (after "1" is written to BE bit), trace buffer initialization will be started. After HCLK × 1025 cycles, the initialization will be completed and the trace buffer enters into operation. BS bit will be set to “1” at this time.

The prefetch buffer will still be functioning while initializing the trace buffer (BE = 1 and BS = 0), allowing access to the flash memory. When changed to BS =1 and the trace buffer is in operation, the trace buffer will automatically start tracing.
1.4.6 FICR (Flash Interrupt Control Register)
This section explains FICR.
This register is used to enable the interrupt of Flash memory.

<table>
<thead>
<tr>
<th>bit</th>
<th>Field</th>
<th>Attribute</th>
<th>Initial value</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>Reserved</td>
<td>RW</td>
<td>0</td>
</tr>
<tr>
<td>6</td>
<td></td>
<td>RW</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td></td>
<td>RW</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>ERRIE</td>
<td>RW</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>HNGIE</td>
<td>RW</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>RDYIE</td>
<td>RW</td>
<td>0</td>
</tr>
</tbody>
</table>

[b]7:3] Reserved bits
The read values are undefined. Ignored on write.

[b]2] ERRIE : Flash ECC Error Interrupt Enable
This bit enables ECC error correction interrupt. When ERRIF bit of FISR register is "1" and this bit is "1", an interrupt to CPU is generated.

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ERRIE</td>
<td>2</td>
<td>Flash ECC Error Interrupt Enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: ECC error correction interrupt is disabled. (Initial value)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: ECC error correction interrupt is enabled.</td>
</tr>
</tbody>
</table>

[b]1] HNGIE : Flash HANG Interrupt Enable
This bit enables flash HANG interrupt. When HANGIF bit of FISR register is "1" and this bit is "1", an interrupt to CPU is generated.

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>HNGIE</td>
<td>1</td>
<td>Flash HANG Interrupt Enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Flash HANG interrupt is disabled. (Initial value)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Flash HANG interrupt is enabled.</td>
</tr>
</tbody>
</table>

[b]0] RDYIE : Flash RDY Interrupt Enable
This bit enables Flash RDY interrupt. When RDYIF bit of FISR register is "1" and this bit is "1", an interrupt to CPU is generated.

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RDYIE</td>
<td>0</td>
<td>Flash RDY Interrupt Enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Flash RDY interrupt is disabled. (Initial value)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Flash RDY interrupt is enabled.</td>
</tr>
</tbody>
</table>
1.4.7 FISR (Flash Interrupt Status Register)

This section explains FISR.

This register indicates the interrupt state of Flash memory.

<table>
<thead>
<tr>
<th>bit</th>
<th>Field</th>
<th>Attribute</th>
<th>Initial value</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4 3 2 1 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Reserved</td>
<td>ERRIF HNGIF RDYIF</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

[bit7:3] Reserved bits

The read values are undefined. Ignored on write.

[bit2] ERRIF : Flash ECC Error Interrupt Flag

When the generation of ECC error correction of Flash read data is detected, this bit is set to "1". This bit is set at the rising edge of ERR signal. This bit is cleared by writing "1" to ERRC bit of FICLR register.

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ERRIF</td>
<td>2</td>
<td>Flash ECC Error Interrupt Flag</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: The generation of ECC error correction is not detected.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: The generation of ECC error correction is detected.</td>
</tr>
</tbody>
</table>

[bit1] HNGIF : Flash HANG Interrupt Flag

When the Flash HANG state is detected, this bit is set to "1". This bit is set at the rising edge of HNG signal. This bit is cleared by writing "1" to HNGC bit of FICLR register.

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>HNGIF</td>
<td>1</td>
<td>Flash HANG Interrupt Flag</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Flash HANG state is not detected.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Flash HANG state is detected.</td>
</tr>
</tbody>
</table>

[bit0] RDYIF : Flash RDY Interrupt Flag

When Flash RDY state is detected, this bit is set to "1". This bit is set at the rising edge of RDY signal. This bit is cleared by writing "1" to RDYC bit of FICLR register.

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RDYIF</td>
<td>0</td>
<td>Flash RDY Interrupt Flag</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Flash RDY state is not detected.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Flash RDY state is detected.</td>
</tr>
</tbody>
</table>
### 1.4.8 FICLR (Flash Interrupt Clear Register)

This section explains FICLR.

This register is used to clear the interrupt state of Flash memory.

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ERRIC</td>
<td>7-3</td>
<td>Reserved bits. The read values are undefined. Ignored on write.</td>
</tr>
<tr>
<td>HNGIC</td>
<td>2</td>
<td>Flash HANG Interrupt Clear</td>
</tr>
<tr>
<td>RDYIC</td>
<td>0</td>
<td>Flash RDY Interrupt Clear</td>
</tr>
</tbody>
</table>

#### [bit7:3] Reserved bits

The read values are undefined. Ignored on write.

#### [bit2] ERRIC : Flash ECC Error Interrupt Clear

This bit clears the ERR interrupt flag. By writing "1" to this bit, ERRIF bit of FISR register is cleared to "0".

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ERRIC</td>
<td>2</td>
<td>Flash ECC Error Interrupt Clear</td>
</tr>
<tr>
<td></td>
<td></td>
<td>At write</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: ECC error correction interrupt flag (ERRIF) is not changed.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: ECC error correction interrupt flag (ERRIF) is cleared.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>At read</td>
</tr>
<tr>
<td></td>
<td></td>
<td>&quot;0&quot; is read out.</td>
</tr>
</tbody>
</table>

#### [bit1] HNGIC : Flash HANG Interrupt Clear

This bit clears HNG interrupt flag. By writing "1" to this bit, HNGIF bit of FISR register is cleared to "0".

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>HNGIC</td>
<td>1</td>
<td>Flash HANG Interrupt Clear</td>
</tr>
<tr>
<td></td>
<td></td>
<td>At write</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Flash HANG interrupt flag (HNGIF) is not changed.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Flash HANG interrupt flag (HNGIF) is cleared.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>At read</td>
</tr>
<tr>
<td></td>
<td></td>
<td>&quot;0&quot; is read out.</td>
</tr>
</tbody>
</table>

#### [bit0] RDYIC : Flash RDY Interrupt Clear

This bit clears RDY interrupt flag. By writing "1" to this bit, RDYIF bit of FISR register is cleared to "0".

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RDYIC</td>
<td>0</td>
<td>Flash RDY Interrupt Clear</td>
</tr>
<tr>
<td></td>
<td></td>
<td>At write</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Flash RDY interrupt flag (RDYIF) is not changed.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Flash RDY interrupt flag (RDYIF) is cleared.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>At read</td>
</tr>
<tr>
<td></td>
<td></td>
<td>&quot;0&quot; is read out.</td>
</tr>
</tbody>
</table>
1.4.9 CRTRMM (CR Trimming Data Mirror Register)

This section explains the CRTRMM.

This is the mirror register of the CR trimming data. A value of this register can be used in the user mode and the serial writer mode.

<table>
<thead>
<tr>
<th>bit</th>
<th>Field</th>
<th>Attribute</th>
<th>Initial value</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>16</td>
<td>TTRMM</td>
<td>R</td>
</tr>
<tr>
<td>9</td>
<td>0</td>
<td>TRMM</td>
<td>R</td>
</tr>
</tbody>
</table>

[bit31:21] Reserved bits
The read values are undefined.Ignored on write.

[bit20:16] TTRMM : Temperature CR Trimming Data Mirror Register
After reset is released, store the bit[4:0] in an address of 0x0040_2002 (temperature trimming data) of the flash memory area into this register.
See "CHAPTER High-Speed CR Trimming" of the "FM4 Family Peripheral Manual" for details on the CR temperature trimming data.

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TTRMM</td>
<td>20:16</td>
<td>*: Reads out bit[4:0] of an address of 0x0040_2002.</td>
</tr>
</tbody>
</table>

[bit15:10] Reserved bits
The read values are undefined. Ignored on write.

[bit9:0] TRMM : CR Trimming Data Mirror Register
After reset is released, store the bit[9:0] in an address of 0x0040_2000 (frequency trimming data) of the flash memory area into this register.
See "CHAPTER High-Speed CR Trimming" of the "FM4 Family Peripheral Manual" for details on the CR Frequency trimming data.

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TRMM</td>
<td>9:0</td>
<td>*: Reads out bit[9:0] of an address of 0x0040_2000.</td>
</tr>
</tbody>
</table>

Note:
*After the flash memory is lost, as this register is cleared when reset is issued in a chip, the stored CR trimming data is lost. Therefore, before this register is cleared, save the CR trimming data stored in the register on the RAM, etc.*
1.4.10  FERRAD (Flash ECC ERR Address Capture Register)

This section explains FERRAD.

This register saves the address when ECC error correction of read data of Flash memory is generated.

<table>
<thead>
<tr>
<th>bit</th>
<th>Field</th>
<th>Attribute</th>
<th>Initial value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Reserved</td>
<td></td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>ERRAD</td>
<td></td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

**[bit31:23] Reserved bits**

The read values are undefined. Ignored on write.

**[bit22:0] ERRAD : Flash ECC ERR Address Capture Register**

This register saves the address when ECC error correction of read data of Flash memory is generated.

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ERRAD</td>
<td>22.0</td>
<td>Saves the address when ECC error correction is generated.</td>
</tr>
</tbody>
</table>

**Note:**

An address once stored is retained until ERR bit of FSTR register is set to "1" again. That is to say, without clearing FSTR:ERR bit, the address stored at first is stored irrespective of the continuous generation of ERR.
2. WorkFlash Memory

This series is equipped with 512 KBytes to 1024 KBytes of MainFlash memory and 32KBytes of WorkFlash memory. This chapter gives an overview of, and explains the structure, operation, and registers of the WorkFlash memory. See "CHAPTER MainFlash Memory" for details of the MainFlash memory. This series has built-in WorkFlash memory with a capacity of 32 KBytes that supports data erasing by all sectors, data erasing by unit of sector, and data writing by the CPU. Contents described with "flash memory" are information for the WorkFlash memory in this chapter.

2.1. Overview
2.2. Configuration
2.3. Operating Description
2.4. Registers
2.1 Overview

This series is equipped with 32 KBytes of built-in WorkFlash memory. The built-in WorkFlash memory can be erased data of sector-by-sector, all-sector batch erased data, and programmed data in units of half words (16 bits) by the Cortex-M4F CPU.

Flash Memory Features

Usable capacity:
32 Kbytes (8K bytes × 4 sectors)

High-speed flash:
- Up to 40 MHz: 0 Wait required for reading
- Up to 72 MHz: 2 Wait required for reading
- Up to 120 MHz: 4 Wait required for reading
- Up to 160 MHz: 6 Wait required for reading

Operating mode:
1. CPU ROM mode
   This mode only allows reading of flash memory data. Word access is available. However, in this mode, it is not possible to activate the Automatic algorithm*1 and to perform writing or erasing.

2. CPU programming mode
   This mode allows reading, writing, and erasing of flash memory (Automatic algorithm*1). Because word access is not available, programs that are contained in the flash memory cannot be executed while operating in this mode. Half-word access is available.

3. ROM writer mode
   This mode allows reading, writing, and erasing of flash memory from a ROM writer (Automatic algorithm*1).

Built-in flash security function
(Prevents reading of the content of flash memory by a third party)
See "CHAPTER Flash Security" for details on the flash security function.

Note:

This document explains flash memory in the case where it is being used in CPU mode. For details on accessing the flash memory from a ROM writer, see the instruction manual of the ROM writer that is being used.

*1: Automatic algorithm=Embedded Algorithm
2.2 Configuration

This series consists of 32 Kbytes WorkFlash memory area.
Figure 2-1 shows the address and sector structure of the WorkFlash memory.
See "CHAPTER Flash Security" for details on the security.

Figure 2-1 Memory map of WorkFlash memory
2.3 Operating Description

This section explains the WorkFlash memory operation.

2.3.1 WorkFlash Memory Access Modes

2.3.2 Automatic Algorithm

2.3.3 Explanation of WorkFlash Memory Operation

2.3.4 Cautions When Using WorkFlash Memory
2.3.1 WorkFlash Memory Access Modes

The following two access modes are available for accessing WorkFlash memory from the CPU.

**CPU ROM mode**

**CPU programming mode**

These modes can be selected by the WorkFlash access size bits (WFASZR:ASZ).

**CPU ROM Mode**

This mode only allows reading of flash memory data. This mode is entered by setting the WorkFlash access size bits (WFASZR:ASZ) to “1” (32-bit read), and enables word access. However, in this mode, it is not possible to execute commands, to activate the automatic algorithm or to write or erase data. The flash memory always enters this mode after reset is released.

**CPU Programming Mode**

This mode allows reading, writing, and erasing of data. This mode is entered by setting the WorkFlash access size bits (WFASZR:ASZ) to “0” (16-bit read/write), and enables flash programming. Because word access is not possible in this mode, programs that are contained in the flash memory cannot be executed. The operation while in this mode is as follows.

- **During reading**
  
  Flash memory is accessed in half-words, with data read out in blocks of 16 bits.

- **During writing commands**
  
  The automatic algorithm can be activated to write or erase data. See Section “2.3.2 Automatic Algorithm” for details on the automatic algorithm.

**Table 2-1 Access modes of Flash memory**

<table>
<thead>
<tr>
<th>Access Mode</th>
<th>Access Size</th>
<th>Automatic Algorithm</th>
<th>Instruction execution in the Flash Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU ROM mode</td>
<td>32-bit</td>
<td>Disable</td>
<td>Enable</td>
</tr>
<tr>
<td>CPU programming mode</td>
<td>16-bit</td>
<td>Enable</td>
<td>Prohibited</td>
</tr>
</tbody>
</table>

*Note:*

The flash memory is always set to CPU ROM mode when a reset is released. Therefore, if a reset occurs after entering CPU programming mode, the WorkFlash access size bits (WFASZR:ASZ) are set to “1” and the flash memory returns to CPU ROM mode.
2.3.2 Automatic Algorithm

When CPU programming mode is used, writing to and erasing WorkFlash memory is performed by activating the automatic algorithm. This section explains the automatic algorithm.

2.3.2.1 Command Sequence

2.3.2.2 Command Operating Explanations

2.3.2.3 Automatic Algorithm Run States

### 2.3.2.1 Command Sequence

The automatic algorithm is activated by sequentially writing half-word (16-bit) data to the WorkFlash memory one to six times in a row. This is called a command. Table 1-3 shows the command sequences.

#### Table 2-2 Command sequence table

<table>
<thead>
<tr>
<th>Command</th>
<th>No. of writes</th>
<th>1st write</th>
<th>2nd write</th>
<th>3rd write</th>
<th>4th write</th>
<th>5th write</th>
<th>6th write</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Address</td>
<td>Address</td>
<td>Address</td>
<td>Address</td>
<td>Address</td>
<td>Address</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Data</td>
<td>Data</td>
<td>Data</td>
<td>Data</td>
<td>Data</td>
<td>Data</td>
</tr>
<tr>
<td>Read/Reset</td>
<td>1</td>
<td>0xXXX</td>
<td>0xF0</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>Write</td>
<td>4</td>
<td>0xAA8</td>
<td>0xAA</td>
<td>0x55</td>
<td>0xAA8</td>
<td>0xAA</td>
<td>0xAA</td>
</tr>
<tr>
<td>Flash erase</td>
<td>6</td>
<td>0xAA8</td>
<td>0xAA</td>
<td>0x55</td>
<td>0xAA8</td>
<td>0xAA8</td>
<td>0xAA</td>
</tr>
<tr>
<td>Sector erase</td>
<td>6</td>
<td>0xAA8</td>
<td>0xAA</td>
<td>0x55</td>
<td>0xAA8</td>
<td>0xAA5</td>
<td>0xAA</td>
</tr>
<tr>
<td>Sector erase suspended</td>
<td>1</td>
<td>0xXXX</td>
<td>0xB0</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>Sector erase restarting</td>
<td>1</td>
<td>0xXXX</td>
<td>0x30</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
</tbody>
</table>

X: Any value
PA: Write address
SA: Sector address (Specify any address within the address range of the sector to be erased)
PD: Write data

### Notes:

In Table 1-3, the data notation only shows the lower 8 bits. The upper 8 bits can be set to any value.

Write commands as half-words at any time.

In Table 1-3, the address notation only shows the lower 16 bits. The upper 16 bits should be set to any address within the address range of the target flash memory. When the address outside the flash address range is specified, the command sequence would not operate correctly since the flash memory cannot recognize the command.
2.3.2.2 Command Operating Explanations

This section explains the command operating.

Read/Reset Command

The flash memory can be read and reset by sending the read/reset command to the target sector in sequence.

When a read/reset command is issued, the flash memory maintains the read state until another command is issued.

When the execution of the automatic algorithm exceeds the time limit, the flash memory is returned to the read/reset state by issuing the read/reset command.

See Section "2.3.3.1 Read/Reset Operation" for details of on the actual operation.

Program (Write) Command

The automatic algorithm can be activated and the data is written to the flash memory by issuing the write command to the target sector in four consecutive writes. Data writes can be performed in any order of addresses, and may also cross sector boundaries.

In CPU programming mode, data is written in half-words.

Once the forth command issuance has finished, the automatic algorithm is activated and the automatic write to the flash memory starts. After executing the automatic write algorithm command sequence, there is no need to control the flash memory externally.

See Section "2.3.3.2 Write Operation" for details on the actual operation.

Notes:

The command is not recognized properly if the fourth write command (write data cycle) is issued to an odd address. Always issue it to an even address.

Only a single half-word of data can be written for each write command sequence.

To write multiple pieces of data, issue one write command sequence for each piece of data.

Flash Erase Command

All of the sectors in flash memory can be batch-erased by sending the flash erase command to the target sector in six consecutive writes. Once the sixth sequential write has finished, the automatic algorithm is activated and the flash erase operation starts.

Sector Erase Command

A single sector of flash memory can be erased by sending the sector erase command to the target sector in six consecutive writes. Once the sixth sequential write has finished and 35 μs has elapsed (timeout interval), the automatic algorithm is activated and the sector erase operation begins.

To erase multiple sectors, issue the sector erase code (0x30) which is the sixth write code of the sector erase command to the address of the sector to erase within 35 μs (timeout interval). If the sector erase code is not issued within the timeout interval, the sector erase code added after the timeout interval has elapsed may become inactive.

Sector Erase Suspended Command

By issuing the sector erase suspended command during sector erase or during command timeout, sector erase can be suspended. In the sector erase suspended state, the read and write operations of memory cells of the sector not to erase are made possible.

See Section "2.3.3.5 Sector Erase Suspended Operation" for details on the actual operation.

Note:

This command is only valid during sector erase. It is ignored even if it is issued during flash erase or during write.

Sector Erase Restart Command

In order to restart the erase operation in the sector erase suspended state, issue the sector erase restart command. Issuing the sector erase restart command returns the flash memory to the sector erase state and restarts the erase operation.

See Section "2.3.3.6 Sector Erase Restart Operation" for details on the actual operation.

Note:

This command is only valid during sector erase suspended. It is ignored even if it is issued during sector erase.
2.3.2.3 Automatic Algorithm Run States

Because writing and erasing of WorkFlash memory is performed by the automatic algorithm, whether or not the automatic algorithm is currently executing can be checked using the WorkFlash ready bit (WFSTR:RDY) and the operating status can be checked using the hardware sequence flags.

**Hardware Sequence Flags**

These flags indicate the status of the automatic algorithm. When the WorkFlash ready bit (WFSTR:RDY) is "0", the operating status can be checked by reading any address in flash memory.

Figure 1-6 shows the bit structure of the hardware sequence flags.

![Figure 2-2 Bit structure of the hardware sequence flags](image)

**Notes:**

These flags cannot be read using word access. When in CPU programming mode, always read using half-word or byte access.

*In CPU ROM mode, the hardware sequence flags cannot be read no matter which address is read.*

Because the correct value might not be read out immediately after issuing a command, ignore the first value of the hardware sequence flags that is read after issuing a command.

**Status of each bit and WorkFlash memory**

Table 1-4 shows the correspondence between each bit of the hardware sequence flags and the status of the flash memory.

**Table 2-3 List of hardware sequence flag states**

<table>
<thead>
<tr>
<th>State</th>
<th>DPOL</th>
<th>TOGG</th>
<th>TLOV</th>
<th>SETI</th>
<th>TOGG2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Running Automatic write operation</td>
<td>Inverted data (*1)</td>
<td>Toggle</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Automatic Erase Operation</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Flash erase</td>
<td>0</td>
<td>Toggle</td>
<td>0</td>
<td>1</td>
<td>Toggle</td>
</tr>
<tr>
<td>Sector erase erase suspended</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Timeout interval</td>
<td>0</td>
<td>Toggle</td>
<td>0</td>
<td>0</td>
<td>Toggle</td>
</tr>
<tr>
<td>Erase</td>
<td>0</td>
<td>Toggle</td>
<td>0</td>
<td>1</td>
<td>Toggle</td>
</tr>
<tr>
<td>Read (Sector to be erased)</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Toggle</td>
</tr>
<tr>
<td>Read (Sector not to be erased)</td>
<td>Data (*1)</td>
<td>Data (*1)</td>
<td>Data (*1)</td>
<td>Data (*1)</td>
<td></td>
</tr>
<tr>
<td>Automatic write operation</td>
<td>Inverted data (*1)</td>
<td>Toggle</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>(Sector not to be erased)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Time limit exceeded</td>
<td>Write operation</td>
<td>Inverted data (*1)</td>
<td>Toggle</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Automatic erase operation</td>
<td>0</td>
<td>Toggle</td>
<td>1</td>
<td>1</td>
<td>Toggle</td>
</tr>
</tbody>
</table>

*1: See "Bit Descriptions" for values that can be read.
Bit Descriptions

[bit15:8] Undefined bits

[bit7] DPOL : Data polling flag bit

When the hardware sequence flags are read, by specifying an arbitrary address, this bit uses a data polling function to indicate whether or not the automatic algorithm is currently running. The value that is read out varies depending on the operating state.

During writing
While write is in progress:
Reads out the opposite value (inverse data) of bit7 of data written at the last command sequence (PD). This does not access the address that was specified for reading the hardware sequence flags.
After write finishes:
Reads out the value of bit7 of the address specified for reading the hardware sequence flags.

During sector erase
While sector erase is executing:
Reads out "0" from all areas of flash memory.
After sector erase finishes:
Always reads out "1".

During flash erase
While flash erase is executing: Always reads out "0".
After flash erase: Always reads out "1".

During sector erase suspended
When this bit is read out by specifying an address in the sector specified as sector erase:
Reads out "0".
When this bit is read out by specifying an address in the sector other than specified as sector erase
Reads out the value of bit7 of a specified address.

During writing:
Reads out the opposite value (inverse data) of bit7 of data written at the last command sequence (PD). This does not access the address that was specified for reading the hardware sequence flags.

Note:
The data for a specified address cannot be read while the automatic algorithm is running. Confirm that the automatic algorithm has finished running by using this bit before reading data.
[bit6] TOGG: Toggle Flag Bit

When the hardware sequence flags are read by specifying an arbitrary address, this bit indicates whether or not the automatic algorithm is currently running.
The value that is read out varies depending on the operating state.

During write, sector erase, or flash erase

While write, sector erase, or flash erase is in progress:

When this bit is read out continuously, it alternatingly returns "1" and "0" (toggles). The address that was specified for reading the hardware sequence flags is not accessed.

After write, sector erase, or flash erase has finished:

Reads out the value of bit6 of the address specified for reading the hardware sequence flags.

During sector erase suspended

When this bit is read out by specifying an address in the sector specified as sector erase:

Reads out "0".

When this bit is read out by specifying an address in the sector other than specified as sector erase:

Reads out the value of bit6 of a specified address.

During writing:

When this bit is read out continuously, it alternatingly returns "1" and "0" (toggles). The address that was specified for reading the hardware sequence flags is not accessed.

[bit5] TLOV: Timing Limit Exceeded Flag Bit

When the hardware sequence flags are read by specifying an arbitrary address, this bit indicates whether or not the execution time of the automatic algorithm has exceeded the rated time defined internally within the flash memory (number of internal pulses).
The value that is read out varies depending on the operating state.

During write, sector erase, or flash erase

The following values are read out.

0: Within the rated time
1: Rated time exceeded

When this bit is "1", if the DPOL bit and TOGG bit indicate that the automatic algorithm is currently executing, that means a failure occurred during the write or erase.

For example, because data that has been written to "0" cannot be overwritten to "1" in flash memory, if "1" is written to an address that has been written to "0", the flash memory is locked and the automatic algorithm does not finish. In this case, the value of the DPOL bit remains invalid, and "1" and "0" are continuously read out alternatingly from the TOGG bit. Once the rated time is exceeded while still in this state, this bit changes to "1". If this bit changes to "1", issue the reset command.

During sector erase suspended

When this bit is read out by specifying an address in the sector specified as sector erase:

Reads out "0".

When this bit is read out by specifying an address in the sector other than specified as sector erase:

Reads out the value of bit5 of a specified address.

During writing:

The following values are read out.

0: Within the rated time
1: Rated time exceeded
When this bit is "1", if the DPOL bit and TOGG bit indicate that the automatic algorithm is currently executing, that means a failure occurred during the write or erase.

**Note:**

*If this bit is "1", it indicates that the flash memory was not used correctly. This is not a malfunction of the flash memory. Perform the appropriate processing after issuing the reset command.*

**[bit4] Undefined bit**

**[bit3] SETI : Sector Erase Timer Flag Bit**

When a sector is erased, a timeout interval of 35 μs is required from when the sector erase command is issued until the sector erase actually begins.

When the hardware sequence flags are read by specifying an arbitrary address, this bit indicates whether or not the flash memory is currently in the sector erase command timeout interval.

The value that is read out varies depending on the operating state.

During sector erase:

- When sectors are being erasing, it can be checked whether or not the following sector erase code can be accepted by checking this bit before inputting the following sector erase code.
- The following values are read out without accessing the address specified in order to read the hardware sequence flags.

  0: Within sector erase timeout interval
  The following sector erase code (0x30) can be accepted.

  1: Sector erase timeout interval exceeded
  In this case, if the DPOL bit and TOGG bit indicate that the automatic algorithm is currently executing, the erase operation has started internally within the flash memory. In this case, commands other than the sector erase suspended (0xB0) are ignored until the internal flash memory erase operation has finished.

During sector erase suspended

- When this bit is read out by specifying an address in the sector specified as sector erase:
  - Reads out "1".

- When this bit is read out by specifying an address in the sector other than specified as sector erase:
  - Reads out the value of bit3 of a specified address.

During writing:

- Reads out "1".

**[bit2] TOGG2: Toggle flag bit**

In the sector erase suspended state, a sector which is not the erase target can be read. However, the erase target sector cannot be read. This toggle bit flag can detect whether the corresponding sector is the erase target sector during the sector erase suspend by checking the toggle operation of the read data.

During writing

- Reads out "0".

During sector erase or flash erase

- When this bit is read out continuously, "1" and "0" are alternately read (toggle operation).

During sector erase suspended

- When this bit is read out by specifying an address in the sector specified as sector erase:
  - When this bit is read out continuously, "1" and "0" are alternately read (toggle operation)
  - When this bit is read out by specifying an address in the sector other than specified as sector erase:
Reads out the value of bit2 of a specified address.

[bit1:0] Undefined bits

2.3.3 Explanation of WorkFlash Memory Operation
The operation of the WorkFlash memory is explained for each command.

2.3.3.1 Read/Reset Operation
2.3.3.2 Write Operation
2.3.3.3 Flash Erase Operation
2.3.3.4 Sector Erase Operation
2.3.3.5 Sector Erase Suspended Operation
2.3.3.6 Sector Erase Restart Operation

2.3.3.1 Read/Reset Operation
This section explains the read/reset operation.

To place the flash memory in the read/reset state, send read/reset commands to the target sector consecutively. Because the read/reset state is the default state of the flash memory, the flash memory always returns to this state when the power is turned on or when a command finishes successfully. When the power is turned on, there is no need to issue a data read command. Furthermore, because data can be read by normal read access and programs can be accessed by the CPU while in the read/reset state, there is no need to issue read/reset commands.

2.3.3.2 Write Operation
This section explains the write operation.

Writes are performed according to the following procedure.

1. The write command is issued to the target sector sequentially
   The automatic algorithm activates and the data is written to the flash memory.
   After the write command is issued, there is no need to control the flash memory externally.
2. Perform read access on the address that was written

The data that is read is the hardware sequence flags. Therefore, once bit7 (the DPOL bit) of the read data matches the value that was written, the write to the flash memory has finished. If the write has not finished, the reverse value (inverted data) of bit7 written at the last command sequence (PD) is read out.

Figure 2-3 shows an example of a write operation to the flash memory.
**Figure 2-3 Example write operation**

1. **Start of writing**
   - Set the ASZ bit of WorkFlash access size register (WFASZR) to "0".
   - Read WorkFlash access size register (WFASZR) (Dummy).

2. **Write command sequence**
   1. Addr: 000X_ XAA8 Data: XXAA
   2. Addr: 000X_ X554 Data: XX55
   3. Addr: 000X_ XAA8 Data: XXA0
   4. Write Address Write Data

3. **Read internal address (Dummy)**

4. **Data polling (DPOL bit)**
   - Inverted data
   - Timing limit (TLOV bit)

5. **Read internal address**
   - Inverted data
   - Data polling (DPOL bit)

6. **Data**
   - Last address
   - Yes
   - Set the ASZ bit of WorkFlash access size register (WFASZR) to "1"
   - Read WorkFlash access size register (WFASZR) (Dummy)

7. **End of writing**

**Notes:**

*See Section "2.3.2 Automatic Algorithm" for details on the write command.*

**Because the value of the DPOL bit of the hardware sequence flags changes at the same time as the TLOV bit, the value needs to be checked again even if the TLOV bit is "1".**

**The toggle operation stops at the same time as the TOGG bit and TLOV bit of the hardware sequence flags change to "1". Therefore, even if the TLOV bit is "1", the TOGG bit needs to be checked again.**

**Although the flash memory can be written in any sequence of addresses regardless of crossing sector boundaries, only a single half-word of data can be written with each write command sequence. To write multiple pieces of data, issue one write command sequence for each piece of data.**

**All commands issued to the flash memory during the write operation are ignored.**

**If the device is reset while the write is in progress, the data that is written is not guaranteed.**
2.3.3.3 Flash Erase Operation
This section explains the flash erase operation.

All sectors in flash memory can be erased in one batch. Erasing all of the sectors in one batch is called flash erase.

The automatic algorithm can be activated and all of the sectors can be erased in one batch by sending the flash erase command sequentially to the target sector.
See Section “2.3.2 Automatic Algorithm” for details on the flash erase command.

1. Issue the flash erase command sequentially to the target sector
   The automatic algorithm is activated and the flash erase operation of the flash memory begins.

2. Perform read access to an arbitrary address
   The data that is read is the hardware sequence flag. Therefore, if the value of bit7 (the DPOL bit) of the data that was read is “1”, that means the flash erase has finished.

The time required to erase the flash is “sector erase time x total number of sectors + flash write time (preprogramming)”. Once the flash erase operation has finished, the flash memory returns to read/reset mode.

2.3.3.4 Sector Erase Operation
This section explains the sector erase operation.

Sectors in the flash memory can be selected and the data of only the selected sectors can be erased. Multiple sectors can be specified at the same time.

Sectors are erased according to the following sequence.

1. Issue the sector erase command sequentially to the target sector
   Once 35 μs has elapsed (the timeout interval), the automatic algorithm activates and the sector erase operation begins.
   To erase multiple sectors, issue the erase code (0x30) to an address in the sector to erase within 35 μs (the timeout interval). If the code is issued after the timeout interval has elapsed, the added sector erase code may be invalid.

2. Perform read access to an arbitrary address
   The data that is read is the hardware sequence flags. Therefore, if the value of bit7 (the DPOL bit) of the data that was read is “1”, that means the sector erase has finished.
   Furthermore, it can be checked whether or not the sector erase has finished by using the TOGG bit. Figure 2-4 shows an example of the sector erase procedure for the case of using the TOGG bit for confirmation.
Figure 2-4 Example sector erase procedure

Start of erase
Set the ASZ bit of WorkFlash access size register (WFASZR) to "0"
Read WorkFlash access size register (WFASZR) (Dummy)

Sector erase command sequence
1) Addr: 000X_XAA8 Data: XXAA
2) Addr: 000X_X554 Data: XX55
3) Addr: 000X_XAA8 Data: XXAA
4) Addr: 000X_XAA8 Data: XXAA
5) Addr: 000X_X554 Data: XX55

Write erase code (0xXX30) to sector to be erased

Yes
There is another sector to be erased?
No

Internal address read (dummy)

Internal address read

0

SETI bit?
1

No erasing specification occurs within 35μs additionally. Set the flag for starting again from the remainder and suspend the erasing.

Yes

Timing limit is exceeded (TLOV bit)

No

TOGG bit values in Internal address read 1 and 2 are the same?
Yes

Internal address read 1
Internal address read 2

No

TOGG bit values in Internal address read 1 and 2 are the same?
Yes

Flag for starting again from the remainder? 

Yes

Set the ASZ bit of WorkFlash access size register
(WFASZR) to "1"

Read WorkFlash access size register (WFASZR)
(Dummy)

End of erase

Verity with a hardware sequence flag.
The time required to erase a sector is \((\text{sector erase time} + \text{sector write time (preprogramming)}) \times \text{number of sectors}\). Once the sector erase operation has finished, the flash memory returns to read/reset mode.

Notes:

See Section "2.3.2 Automatic Algorithm" for details on the write command.

Because the value of the DPOL bit of the hardware sequence flags changes at the same time as the TLOV bit, the value needs to be checked again even if the TLOV bit is "1".

The toggle operation stops at the same time as the TOGG bit and TLOV bit of the hardware sequence flags change to "1". Therefore, even if the TLOV bit is "1", the TOGG bit needs to be checked again.

If a command other than the sector erase command or the erase suspended command is issued during sector erase, including the timeout interval, it is ignored.

### 2.3.3.5 Sector Erase Suspended Operation

This section explains the sector erase suspended operation.

When the sector erase suspended command is sent during sector erase or in the command timeout state, the flash memory makes a transition to the sector erase suspended state and temporarily suspends the erase operation. By sending the erase restart command, the flash memory is returned to the sector erase state and can restart the suspended erase operation. However, even if the flash memory has changed from the command timeout state to the sector erase suspended state, when the erase restart command is written properly, the flash memory does not make a transition to the command timeout state but make a transition to the sector erase state and restarts the sector erase operation immediately.

**Sector Erase Suspended Operation**

Sector erase is suspended in the following steps:

1. Write the sector erase suspended command to an arbitrary address within the address range of the flash memory during the time between the command timeout interval and the sector erase interval.

2. If the sector erase suspended command is issued during the command timeout interval, stop timeout immediately and suspend the erase operation. If the sector erase suspended command is issued during sector erase, it takes up to 35 \(\mu\text{s}\) until erasing is actually stopped.

Notes:

See Section "2.3.2 Automatic Algorithm" for details on the sector erase suspended command.

Sector erase can only be suspended during the time between the command timeout interval and the sector erase interval. Flash erase cannot be suspended. In addition, even if the sector erase suspended command is issued again during sector erase suspended, it is ignored.

**State after Sector Erase Suspended**

If a sector to erase is read out after sector erase suspended, the hardware sequence flag is read out. On the other hand, if a sector not to erase is read out, data of a memory cell is read out.

**Note:**

New write and erase commands are ignored in the sector erase suspended state.
2.3.3.6 Sector Erase Restart Operation

This section explains the operation for restarting sector erase during sector erase suspended.

When the sector erase restart command is issued to an arbitrary address while sector erase is suspended, sector erase can be restarted.

When the sector erase restart command is issued, the sector erase operation during sector erase suspended is restarted. See Section "2.3.2 Automatic Algorithm" for details on the sector erase restart command.

Notes:

The sector erase restart command is only valid during sector erase suspended. Even if the sector erase restart command is issued during sector erase, it is ignored.

After the sector erase restart command is issued, it takes more than 2 ms until the sector erase operation is restarted. Therefore, when erase restart and erase stop are repeated at intervals less than this time, timing limit is exceeded while no erase operation is in progress. If the sector erase suspended command is to be issued again after the sector erase restart command is issued, leave an interval more than 2 ms after the sector erase restart command is issued.

2.3.4 Cautions When Using WorkFlash Memory

This section explains the cautions when using WorkFlash memory.

If this device is reset during the write, the data that is written cannot be guaranteed. Moreover, It is necessary to prevent an unexpected reset like Watchdog Timer from occurring during the writing and deleting.

If the CPU programming mode is configured (ASZ=0) in the ASZ bits of the WorkFlash access size register (WFASZR), do not execute any programs in the flash memory. The correct values will not be retrieved and the program will run out of control.

If the CPU programming mode is configured (ASZ=0) in the ASZ bits of the WorkFlash access size register (WFASZR) and the interrupt vector table is in the flash memory, ensure that no interrupt requests occur. The correct values will not be retrieved and the program will run out of control.

If the CPU programming mode is configured (ASZ=0) in the ASZ bits of the WorkFlash access size register (WFASZR), do not transition to low power consumption mode.

If the CPU ROM mode is configured (ASZ=1) in the ASZ bits of the WorkFlash access size register (WFASZR), do not write to the flash memory.

If the CPU programming mode is configured (ASZ=0) in the ASZ bits of the WorkFlash access size register (WFASZR), always write to the flash memory in half-words. Do not write in bytes.

Immediately after issuing the automatic algorithm command to the flash memory, always perform a dummy read before reading the data that is actually wanted. If data is read immediately after issuing the automatic algorithm command, the read value cannot be guaranteed.

If the device is forced to transit to the low power consumption mode, ensure the operations of the flash memory automatic algorithm is completed. See "CHAPTER Low Power Consumption Mode" of the "FM4 Family Peripheral Manual" for details on the low power consumption mode.
2.4 Registers

This section explains the registers.

List of Registers

<table>
<thead>
<tr>
<th>Abbreviated Register Name</th>
<th>Register Name</th>
<th>Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>WFASZR</td>
<td>WorkFlash Access Size Register</td>
<td>2.4.1</td>
</tr>
<tr>
<td>WFRWTR</td>
<td>WorkFlash Read Wait Register</td>
<td>2.4.2</td>
</tr>
<tr>
<td>WFSTR</td>
<td>WorkFlash Status Register</td>
<td>2.4.3</td>
</tr>
</tbody>
</table>
2.4.1 WFASZR (WorkFlash Access Size Register)

This section explains the WFASZR.

This register configures the access size for flash memory. After reset is released, ASZ is set to "1" (32-bit read), and the flash memory enters CPU-ROM mode. To put the flash memory into CPU programming mode, set ASZ to "0".

<table>
<thead>
<tr>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>Reserved</td>
</tr>
<tr>
<td>6</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>ASZ</td>
</tr>
<tr>
<td>0</td>
<td>Initial value</td>
</tr>
</tbody>
</table>

**[bit7:1] Reserved bits**

The read values are undefined. Ignored on write.

**[bit0] ASZ: Access Size**

Specifies the access size of the flash memory.

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASZ</td>
<td>0</td>
<td>WorkFlash Access Size</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: 16-bit read/write (CPU programming mode)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: 32-bit read (CPU ROM mode: Initial value)</td>
</tr>
</tbody>
</table>

**Notes:**

*When ASZ is set to "01", always perform writes to flash using half-word access (16-bit access).*

*Do not change this register using an instruction that is contained in the flash memory. Overwrite this register from a program in any other area except for flash memory.*

*Perform a dummy read to register, after changing this register.*
2.4.2 WFRWTR (WorkFlash Read Wait Register)

This section explains the WFRWTR.

This register is effective when ASZ="1" (32-bit read mode). It configures the access method for flash memory.

<table>
<thead>
<tr>
<th>bit</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Field</td>
<td>Reserved</td>
<td>RWT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Attribute</td>
<td>Reserved</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Initial value</td>
<td></td>
<td>1</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

[bit7:3] Reserved bits

The read values are undefined. Ignored on write.

[bit2:0] RWT: Read Wait Cycle

Specifies the access method for flash memory.

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RWT</td>
<td>2:0</td>
<td>Read Wait Cycle</td>
</tr>
<tr>
<td></td>
<td></td>
<td>000: 0 cycle wait mode (0 latency)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This setting can be used when HCLK is 40 MHz or less.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>001: 2 cycles wait mode This setting can be used when HCLK is more than 40 MHz and</td>
</tr>
<tr>
<td></td>
<td></td>
<td>72MHz or less.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>01x: 4 cycles wait mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This setting can be used when HCLK is more than 72 MHz and 120 MHz or less.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1xx: 6 cycles wait mode (Initial Value)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This setting must be used when HCLK is over 120 MHz.</td>
</tr>
</tbody>
</table>

Notes:

Do not set RWT to "000" (0 cycle wait mode) if HCLK exceeds 40 MHz.
During RWT=000, HCLK must not exceed 40 MHz at a moment.

Do not set RWT to "000" (0 cycle wait mode) or "001" (2 cycles wait mode) if HCLK exceeds 72 MHz. During RWT=000 or RWT=001, HCLK must not exceed 72MHz at a moment.

Do not set RWT to "000" (0 cycle wait mode), "001" (2 cycles wait mode), or "01x" (4 cycle wait mode) if HCLK exceeds 120. During RWT=000, RWT=001, or RWT=01x, HCLK must not exceed 120MHz at a moment.

Perform a dummy read to register, after changing this register.
2.4.3 WFSTR (WorkFlash Status Register)

This section explains the WFSTR.

This is a status register of flash memory.

<table>
<thead>
<tr>
<th>bit</th>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>Reserved</td>
<td>The read values are undefined. Ignored on write.</td>
</tr>
<tr>
<td>6</td>
<td>HNG : WorkFlash Hang</td>
<td>Indicates whether the flash memory is in the HANG state. Flash memory enters the HANG state if the timing is exceeded (See &quot;[bit5] TLOV: Timing Limit Exceeded Flag Bit&quot;). If this bit becomes &quot;1&quot;, issue a reset command (See Section &quot;2.3.2.1 Command Sequence&quot;). Because the correct value might not be read out immediately after issuing an automatic algorithm command, ignore the value of this bit as read out the first time after a command is issued.</td>
</tr>
<tr>
<td>5</td>
<td>RDY : WorkFlash Rdy</td>
<td>Indicates whether a flash memory write or erase operation using the automatic algorithm is in progress or finished. While an operation is in progress, data cannot be written and the flash memory cannot be erased.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Field</th>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>HNG</td>
<td>1</td>
<td>WorkFlash Hang</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: The flash memory HANG state has not been detected.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: The flash memory HANG state has been detected.</td>
</tr>
<tr>
<td>RDY</td>
<td>0</td>
<td>WorkFlash Rdy</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Operation in progress (cannot write or erase)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Operation finished (can write or erase)</td>
</tr>
</tbody>
</table>

Because the correct value might not be read immediately after an automatic algorithm command is issued, ignore the value of this bit as read the first time after a command is issued.
The flash security function protects contents of the MainFlash memory and the WorkFlash memory. This section describes the overview and operations of the flash security.

3.1 Overview
3.2 Operation Explanation
3.1 Overview

This section explains the overview of the flash security.

If the protection code of 0x0001 is written in the security code area of MainFlash memory, access to the MainFlash memory and the WorkFlash memory is restricted. Once these flash memories are protected, performing the flash erase operation only can unlock the function otherwise read/write access to the MainFlash memory and the WorkFlash memory from any external pins is not possible.

This function is suitable for applications requiring security of self-containing program and data stored in the flash memory.

Table 3-1 shows the address and the protection code of the security code.

### Table 3-1 Address of security code and protection code

<table>
<thead>
<tr>
<th>Address</th>
<th>Protection Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0040_0000</td>
<td>0x0001</td>
</tr>
</tbody>
</table>

**Note:**

When the protection code is written in the security code area of the MainFlash memory, the flash security will be valid for both of the MainFlash memory and the WorkFlash memory at the same time.
3.2 Operation Explanation

This section explains the operation of the flash security.

Setting Security

Write the protection code 0x0001 in address of the security code. The security is enabled and set after all the reset factors are generated or after turning on the power again.

Releasing Security

1. Issue the flash erase command to the WorkFlash memory
2. Confirm if the flash erase operation for the WorkFlash memory is completed.
3. Issue the flash erase command to the MainFlash memory where the security code is stored.
4. The security is released by all the reset factors or power-on after the execution of flash erase.

Operation with Security Enabled

The operations with security enabled vary depending on each mode.

Table 3-2 shows the security operations in each mode.

Table 3-2 Flash Operation with Security Enabled

<table>
<thead>
<tr>
<th>Mode</th>
<th>Mode pin MD[1:0]</th>
<th>Access to flash</th>
<th>Other commands</th>
<th>Read</th>
<th>Access from JTAG pins</th>
</tr>
</thead>
<tbody>
<tr>
<td>User mode</td>
<td>&quot;00&quot;</td>
<td>Enabled</td>
<td>Enabled</td>
<td>Valid data</td>
<td>Disabled</td>
</tr>
<tr>
<td>Serial writer mode</td>
<td>&quot;01&quot;</td>
<td>Enabled</td>
<td>Disabled</td>
<td>Invalid data</td>
<td>Disabled</td>
</tr>
</tbody>
</table>

Notes:

Writing the protection code is generally recommended to take place at the end of the flash programming. This is to avoid unnecessary protection during the programming.

In user mode, there is no limit to flash memory even during security is enabled. However, JTAG pins are fixed not to access internally from these pins during security is enabled. To release security, perform the flash erase operation using a serial writer because the security cannot be released through JTAG pins.

When security enabled, the obstruction analysis of the flash memory cannot be performed.

When the security is released, erase the data of WorkFlash memory at first. The data of MainFlash memory cannot be erased before erasing the data of WorkFlash memory.
4. Serial Programming Connection

This series supports serial onboard write (Cypress standard) to flash memory. This chapter explains the basic configuration for serial write to flash memory by using the Cypress Serial Programmer.

4.1 Serial Programmer
4.1 Serial Programmer

Cypress Serial Programmer (software) is an onboard programming tool for all microcontrollers with built-in flash memory. Two types of Serial Programmer are available according to the PC interface (RS-232C or USB) used. Choose the type according to your environment.

Onboard write is possible with the product which USB function is installed by connecting the PC and microcontroller directly without performing USB-serial conversion.

4.1.1 Basic Configuration

4.1.2 Pins Used
4.1.1 Basic Configuration
This section explains the basic configuration.

**Basic Configuration of Cypress MCU Programmer (Clock Asynchronous Serial Write)**

Cypress MCU Programmer writes data, through clock asynchronous serial communication, to built-in flash memory of a microcontroller installed in the user system when the PC and the user system are connected through RS-232C cable.

In these series, serial programming (UART communication mode) is possible by any clock, crystal oscillator or external clock or built-in High-speed CR oscillator.

Figure 4-1 shows the basic configuration of Cypress MCU Programmer, and Table 4-1 lists the system configuration.

![Figure 4-1 Basic Configuration of Cypress MCU Programmer](image)

*RS-232C driver IC is required separately

<table>
<thead>
<tr>
<th>Name</th>
<th>Specifications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cypress MCU Programmer</td>
<td>Software (In case you request the data, contact to sales representatives.)</td>
</tr>
<tr>
<td>RS-232C cable</td>
<td>Sold on the market.</td>
</tr>
</tbody>
</table>
Connection Example of Cypress MCU Programmer

The following shows a connection example of Cypress MCU Programmer.

When Crystal oscillator is used as the source oscillation clock

Figure 4-2 shows a connection example of Cypress MCU Programmer when a crystal oscillator is used as a source oscillation clock and Table 4-2 available frequencies and communication baud rates.

**Figure 4-2 Connection Example when Crystal Oscillator is Used**

![Connection Diagram](image)

*Note: The pull-up resistance values shown are for example. Select the most appropriate resistance values for each system.*

**Table 4-2 Oscillating frequency and communication baud rate available for clock asynchronous serial communication**

<table>
<thead>
<tr>
<th>Source Oscillating Frequency</th>
<th>Communication Baud Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>4MHz</td>
<td>9600bps</td>
</tr>
<tr>
<td>8MHz</td>
<td>19200bps</td>
</tr>
<tr>
<td>16MHz</td>
<td>38400bps</td>
</tr>
<tr>
<td>24MHz</td>
<td>57600bps</td>
</tr>
<tr>
<td>48MHz</td>
<td>115200bps</td>
</tr>
</tbody>
</table>
When built-in high-speed CR oscillator is used as a source oscillation clock

Figure 4-3 shows a connection example of Cypress MCU Programmer when a built-in high-speed CR oscillator is used as a source oscillation clock.

When neither crystal oscillator nor external clock is connected to X0/X1 pins, the built-in high-speed CR oscillator is connected for communication.

The communication baud rate is 9600[bps] when built-in high-speed CR oscillator is used

The following are the restrictions when built-in high-speed CR oscillator is used

Because the oscillation frequency of the built-in high-speed CR oscillator would fluctuate due to temperature and voltage change, the allowable baud rate error range might be exceeded.

For using the built-in high-speed CR oscillator, see "Built-in CR Oscillation Specifications" in "Data Sheet" of the product used.

Note: The pull-up resistance values shown are for example. Select the most appropriate resistance values for each system.
Basic Configuration of Cypress USB DIRECT Programmer (USB Serial Write)

Cypress USB DIRECT Programmer writes data, through USB communication mode, to built-in flash memory of a microcontroller when the PC and the user system are connected through a USB cable.

Figure 4-4 shows the basic configuration of Cypress USB DIRECT Programmer, and Table 4-3 lists the system configuration.

![Figure 4-4 Basic Configuration of Cypress USB DIRECT Programmer](image)

Table 4-3 System Configuration of Cypress USB DIRECT Programmer

<table>
<thead>
<tr>
<th>Name</th>
<th>Specifications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cypress USB DIRECT</td>
<td>Software</td>
</tr>
<tr>
<td>Programmer</td>
<td>(In case you request the data, contact to sales representatives.)</td>
</tr>
<tr>
<td>USB cable</td>
<td>Sold on the market.</td>
</tr>
</tbody>
</table>

For connection examples, see the manual (help section) of Cypress USB DIRECT Programmer.
Figure 4-5 Connection example using Cypress USB DIRECT Programmer (own power supply is used.)

Note: It is a connection example when VCC=3.3V. Insert a level shifter for each system. The pull-up and pull-down resistance values shown are for example. Select the most appropriate resistance values for each system.
Figure 4-6 Connection example using Cypress USB DIRECT Programmer (bus power supply is used.)

Note: The pull-up and pull-down resistance values shown are for example. Select the most appropriate resistance values for each system.
4.1.2 Pins Used
This section explains the used pins.

Table 4-4 Pins used for serial write

<table>
<thead>
<tr>
<th>Pins</th>
<th>Function</th>
<th>Supplement</th>
</tr>
</thead>
<tbody>
<tr>
<td>MD0, MD1</td>
<td>Mode pin</td>
<td>Performing an external reset or turning on the power after setting MD0=H and MD1=L enters the serial write mode. When attaching a pull-up or pull-down resistor, avoid long wiring.</td>
</tr>
<tr>
<td>X0, X1</td>
<td>Oscillation pin</td>
<td>See the &quot;Data Sheet&quot; for the source oscillation clock (main clock) frequencies that can be used in serial write mode. (Restrictions apply to clock asynchronous communication. For details, see Table 4-2.)</td>
</tr>
</tbody>
</table>
| P22/SOT0_0    | UART serial data output pin/USB source oscillating frequency select pin | When the communication mode is set to UART, this pin becomes a serial data output pin when communication begins after the serial write mode is activated. When the communication mode is set to USB, this pin controls the frequency for source oscillation clock. P22=L: source oscillation frequency: 4MHz
|               |                                               | P22=H: source oscillation frequency: 48MHz                                  |
| P21/SIN0_0    | Clock synchronous/asynchronous select pin/UART serial data input pin | Setting the input level of this pin to “H” until the start of communication enables the clock asynchronous communication mode, and setting it to “L” enables the clock synchronous communication mode. When the communication mode is set to UART, this pin can be used as a serial data input pin when communication begins after the serial write mode is activated. |
| P60           | Communication mode select pin                 | The communication mode is determined by the input level of this pin at reset to shift to the serial write mode. Setting this pin to “H” enables the USB communication mode, and setting it to “L” enables the UART communication mode. |
| P61/UHCONX    | Pull-up control pin for UDP0                  | This pin controls the pull-up of USB side (D+) when the communication mode is USB. UHCONX=L: Connect the pull-up resistor UHCONX=H: Disconnect the pull-up resistor |
| UDP0          | USB I/O pin                                   | This pin becomes an input/output pin of USB side (D+) when the communication mode is set to USB. |
| UDM0          | USB I/O pin                                   | This pin becomes an input/output pin of USB side (D-) when the communication mode is set to USB. |
| INITX         | Reset pin                                     | -                                                                          |
| VCC           | Power supply pin                              | For writing, supply power to the microcontroller from the user system.      |
| USBVCC        | Power supply pin for USB I/O                  | -                                                                          |
| VSS           | GND pin                                       | -                                                                          |
## Revision History

### Major Changes

**Spansion Publication Number:** MN709-00005

<table>
<thead>
<tr>
<th>Page</th>
<th>Section</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Revision 1.0</td>
<td>Initial release</td>
</tr>
<tr>
<td></td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>8</td>
<td>CHAPTER 1: MainFlash Memory</td>
<td>Revised Figure 2-4</td>
</tr>
<tr>
<td></td>
<td>2. Configuration</td>
<td>Added Figure 2-5</td>
</tr>
<tr>
<td>43</td>
<td>CHAPTER 1: MainFlash Memory</td>
<td>Revised the description of “TTRMM” and “TRMM”</td>
</tr>
<tr>
<td></td>
<td>4. Registers</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4.9. CRTRMM (CR Trimming Data Mirror Register)</td>
<td></td>
</tr>
<tr>
<td>82 to 85</td>
<td>CHAPTER 4: Serial Programming Connection</td>
<td>Added new section</td>
</tr>
<tr>
<td></td>
<td>1.1 Basic Configuration</td>
<td>Connection Example of FUJITSU SEMICONDUCTOR MCU Programmer</td>
</tr>
<tr>
<td></td>
<td></td>
<td>When Crystal oscillator is used as the source oscillation clock</td>
</tr>
<tr>
<td></td>
<td></td>
<td>When built-in high-speed CR oscillator is used as a source oscillation clock</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Added Figure 1-3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Revised Figure 1-5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Revised Figure 1-6</td>
</tr>
<tr>
<td></td>
<td>Revision 2.1</td>
<td>Company name and layout design change</td>
</tr>
</tbody>
</table>

**NOTE:** Please see “Document Revision History” about later revised information.
## Document Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Issue Date</th>
<th>Origin of Change</th>
<th>Description of Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>**</td>
<td>06/02/2014</td>
<td>AKIH</td>
<td>Initial release.</td>
</tr>
<tr>
<td>*A</td>
<td>04/27/2016</td>
<td>AKIH</td>
<td>Migrated to Cypress format.</td>
</tr>
<tr>
<td>*B</td>
<td>05/18/2017</td>
<td>YSAT</td>
<td>Adapted Cypress new logo</td>
</tr>
</tbody>
</table>