Description
The MB3793 is an integrated circuit to monitor power voltage; it incorporates a watchdog timer.

A reset signal is output when the power is cut or falls abruptly. When the power recovers normally after resetting, a power-on reset signal is output to microprocessor units (MPUs). An internal watchdog timer with two inputs for system operation diagnosis can provide a fail-safe function for various application systems.

Features
- Precise detection of power voltage fall: ± 2.5%
- Detection voltage with hysteresis
- Low power dispersion: $I_{\text{CC}} = 31 \ \mu\text{A}$ (reference)
- Internal dual-input watchdog timer
- Watchdog-timer halt function (by inhibition pin)
- Independently-set watchdog and reset times
- Three types of packages (SOP-8pin) : 2 types

Application
- Arcade Amusement etc.
Contents

Description ................................................... 1
Contents ...................................................... 2
1. Pin Assignments ....................................... 3
2. Pin Description .......................................... 3
3. Block Diagram ......................................... 4
4. Block Description ....................................... 5
5. Absolute Maximum Ratings ...................... 5
6. Recommended Operating Conditions .......... 6
7. Electrical Characteristics ....................... 6
   7.1 DC Characteristics .................................. 6
   7.2 AC Characteristics .................................. 8
8. Diagram .................................................. 9
9. Operation Sequence ................................. 13
10. Typical Characteristics ......................... 16
11. Application Example ............................... 19
12. Notes On Use ......................................... 21
13. Ordering Information .............................. 21
   13.1 RoHS Compliance Information ............... 21
14. Package Dimensions ............................... 22
15. Major Changes ....................................... 24
Sales, Solutions, and Legal Information .... 25
1. Pin Assignments

![Pin Assignments Diagram]

2. Pin Description

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Symbol</th>
<th>Descriptions</th>
<th>Pin No.</th>
<th>Symbol</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>RESET</td>
<td>Outputs reset pin</td>
<td>5</td>
<td>VCC</td>
<td>Power supply pin</td>
</tr>
<tr>
<td>2</td>
<td>CTW</td>
<td>Watchdog timer monitor time setting pin</td>
<td>6</td>
<td>INH</td>
<td>Inhibit pin</td>
</tr>
<tr>
<td>3</td>
<td>CTP</td>
<td>Power-on reset hold time setting pin</td>
<td>7</td>
<td>CK2</td>
<td>Inputs clock 2 pin</td>
</tr>
<tr>
<td>4</td>
<td>GND</td>
<td>Ground pin</td>
<td>8</td>
<td>CK1</td>
<td>Inputs clock 1 pin</td>
</tr>
</tbody>
</table>
3. Block Diagram

![Block Diagram Image]

- **CTP**: Connected to Vcc of all blocks.
- **RESET**: With a current of \( I_1 = 3 \mu A \).
- **INH**: Input to the logic circuit with a current of \( I_2 = 30 \mu A \).
- **CTW**: Pulse generator 1.
- **CK1**: Pulse generator 2.
- **CK2**: Output circuit.
- **Logic circuit**: Operational with \( V_{REF} \approx 1.24 \) V.
- **Comp.S**: Comparator output with \( R_2 \approx 240 \) kΩ.
- **To GND of all blocks**: Reference voltage generator.
4. Block Description

1. Comp. S

Comp. S is a comparator with hysteresis to compare the reference voltage with a voltage \(V_S\) that is the result of dividing the power voltage \(V_{CC}\) by resistors 1 and 2. When \(V_S\) falls below 1.24 V, a reset signal is output. This function enables the MB3793 to detect an abnormality when the power is cut or falls abruptly.

2. Output Circuit

The output circuit contains a \text{RESET} output control comparator that compares the voltage at the CTP pin to the threshold voltage to release the \text{RESET} output if the CTP pin voltage exceeds the threshold value. Since the reset (\text{RESET}) output buffer has CMOS organization, no pull-up resistor is needed.

3. Pulse Generator

The pulse generator generates pulses when the voltage at the CK1 and CK2 clock pins changes to High from Low level (positive-edge trigger) and exceeds the threshold voltage; it sends the clock signal to the watchdog timer.

4. Watchdog Timer

The watchdog timer can monitor two clock pulses. Short-circuit the CK1 and CK2 clock pins to monitor a single clock pulse.

5. Inhibition Pin

The inhibition (INH) pin forces the watchdog timer on/off. When this pin is High level, the watchdog timer is stopped.

6. Logic Circuit

The logic circuit contains flip-flops.

Flip-flop RSFF1 controls the charging and discharging of the power-on reset hold time setting capacitor (CTP).

Flip-flop RSFF2 turns on/off the circuit that accelerates charging of the power-on reset hold time setting capacitor (CTP) at a reset. The RSFF2 operates only at a reset; it does not operate at a power-on reset when the power is turned on.

5. Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Conditions</th>
<th>Rating</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power supply voltage*</td>
<td>(V_{CC})</td>
<td>—</td>
<td>(-0.3) (+7)</td>
<td>V</td>
</tr>
<tr>
<td>Input voltage*</td>
<td>CK1 (V_{CK1})</td>
<td>—</td>
<td>(-0.3) (V_{CC} + 0.3 (\leq +7))</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>CK2 (V_{CK2})</td>
<td>—</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>INH (I_{INH})</td>
<td>—</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reset output voltage*</td>
<td>RESET (V_{OL})</td>
<td>—</td>
<td>(-0.3) (V_{CC} + 0.3 (\leq +7))</td>
<td>V</td>
</tr>
<tr>
<td>Reset output current</td>
<td>(I_{OL})</td>
<td>—</td>
<td>(-10) (+10)</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>(I_{OH})</td>
<td>—</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power dissipation</td>
<td>(P_D)</td>
<td>(T_a \leq +85^\circ C)</td>
<td>—</td>
<td>200 mW</td>
</tr>
<tr>
<td>Storage temperature</td>
<td>(T_{stg})</td>
<td>—</td>
<td>(-55) (+125)</td>
<td>(^\circ C)</td>
</tr>
</tbody>
</table>

*: The voltage is based on the ground voltage (0 V).

**WARNING:**

1. Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.
6. Recommended Operating Conditions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Conditions</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power supply voltage</td>
<td>VCC</td>
<td>—</td>
<td>1.2</td>
<td>3.3</td>
</tr>
<tr>
<td>Reset (RESET) output current</td>
<td>IOL</td>
<td>—</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td>IOH</td>
<td>—</td>
<td>—5</td>
<td>—</td>
</tr>
<tr>
<td>Power-on reset hold time setting capacity</td>
<td>CTP</td>
<td>—</td>
<td>0.001</td>
<td>0.1</td>
</tr>
<tr>
<td>Watchdog-timer monitoring time setting capacity*</td>
<td>CTW</td>
<td>—</td>
<td>0.001</td>
<td>0.01</td>
</tr>
<tr>
<td>Operating ambient temperature</td>
<td>Ta</td>
<td>—</td>
<td>—40</td>
<td>+25</td>
</tr>
</tbody>
</table>

* : The watchdog timer monitor time range depends on the rating of the setting capacitor.

**WARNING:**
1. The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device’s electrical characteristics are warranted when the device is operated under these conditions.
2. Any use of semiconductor devices will be under their recommended operating condition.
3. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.
4. No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

7. Electrical Characteristics

7.1 DC Characteristics

(VCC = +3.3 V, Ta = +25°C)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Conditions</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power supply current</td>
<td>ICC</td>
<td>After exit from reset</td>
<td>—</td>
<td>31</td>
</tr>
<tr>
<td>Detection voltage</td>
<td>VSL</td>
<td>VCC falling</td>
<td>Ta = +25°C</td>
<td>2.93</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Ta = −40°C to +85°C</td>
<td>(2.89)*</td>
</tr>
<tr>
<td></td>
<td>VSH</td>
<td>VCC rising</td>
<td>Ta = +25°C</td>
<td>3.00</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Ta = −40°C to +85°C</td>
<td>(2.96)*</td>
</tr>
<tr>
<td>Detection voltage hysteresis difference</td>
<td>VSHYS</td>
<td>VSH − VSL</td>
<td>—</td>
<td>30</td>
</tr>
<tr>
<td>Clock-input threshold voltage</td>
<td>VCIH</td>
<td>CK rising</td>
<td>—</td>
<td>(0.7)*</td>
</tr>
<tr>
<td></td>
<td>Vcil</td>
<td>CK falling</td>
<td>—</td>
<td>0.5</td>
</tr>
<tr>
<td>Clock-input hysteresis</td>
<td>VCHYS</td>
<td>—</td>
<td>—</td>
<td>(0.1)*</td>
</tr>
<tr>
<td>Inhibition-input voltage</td>
<td>VIH</td>
<td>—</td>
<td>2.2</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td>VIL</td>
<td>—</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>Input current (CK1, CK2, INH)</td>
<td>IIL</td>
<td>VCK = 5 V</td>
<td>—</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>IIL</td>
<td>VCK = 0 V</td>
<td>—</td>
<td>−1.0</td>
</tr>
</tbody>
</table>
* : The values enclosed in parentheses ( ) are setting assurance values.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Conditions</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset output voltage</td>
<td>( V_{\text{OH}} )</td>
<td>( I_{\text{RESET}} = -3 \text{ mA} )</td>
<td>2.8</td>
<td>3.10</td>
</tr>
<tr>
<td></td>
<td>( V_{\text{OL}} )</td>
<td>( I_{\text{RESET}} = +3 \text{ mA} )</td>
<td>–</td>
<td>0.12</td>
</tr>
<tr>
<td>Reset-output minimum power voltage</td>
<td>( V_{\text{CCL}} )</td>
<td>( I_{\text{RESET}} = +50 \mu\text{A} )</td>
<td>–</td>
<td>0.8</td>
</tr>
</tbody>
</table>
## 7.2 AC Characteristics

$V_{CC} = +3.3\, \text{V, } T_a = +25\, ^\circ\text{C}$

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power-on reset hold time</td>
<td>$t_{PR}$</td>
<td>$C_{TP} = 0.1, \mu\text{F}$</td>
<td>30</td>
<td>75</td>
<td>120</td>
<td>ms</td>
</tr>
<tr>
<td>Watchdog timer monitor time</td>
<td>$t_{WD}$</td>
<td>$C_{TW} = 0.01, \mu\text{F, } C_{TP} = 0.1, \mu\text{F}$</td>
<td>8</td>
<td>16</td>
<td>24</td>
<td>ms</td>
</tr>
<tr>
<td>Watchdog timer reset time</td>
<td>$t_{WR}$</td>
<td>$C_{TP} = 0.1, \mu\text{F}$</td>
<td>2</td>
<td>5.5</td>
<td>9</td>
<td>ms</td>
</tr>
<tr>
<td>Clock input pulse width</td>
<td>$t_{CKW}$</td>
<td>—</td>
<td>500</td>
<td>—</td>
<td>—</td>
<td>ns</td>
</tr>
<tr>
<td>Clock input pulse cycle</td>
<td>$t_{CKT}$</td>
<td>—</td>
<td>20</td>
<td>—</td>
<td>—</td>
<td>μs</td>
</tr>
<tr>
<td>Reset (RESET) output transition time</td>
<td>Rising</td>
<td>$t^*$</td>
<td>$C_L = 50, \mu\text{F}$</td>
<td>—</td>
<td>—</td>
<td>500</td>
</tr>
<tr>
<td></td>
<td>Falling</td>
<td>$t^*$</td>
<td>$C_L = 50, \mu\text{F}$</td>
<td>—</td>
<td>—</td>
<td>500</td>
</tr>
</tbody>
</table>

* : The voltage range is 10% to 90% at testing the reset output transition time.
8. Diagram

Figure 1. Basic Operation (Positive Clock Pulse)
Figure 2. Basic Operation (Negative Clock Pulse)
Figure 3. Single-clock Input Monitoring (Positive Clock Pulse)

Note: The MB3793 can monitor only one clock. The MB3793 checks the clock signal at every other input pulse. Therefore, set watchdog timer monitor time \( t_{WD} \) to the time that allows the MB3793 to monitor the period twice as long as the input clock pulse.
Figure 4. Inhibition Operation (Positive Clock Pulse)

- \( V_{SH} \)
- \( V_{SL} \)
- \( V_{CC} \)
- \( t_{CKW} \)
- \( t_{CKT} \)
- \( t_{PR} \)
- \( t_{WD} \)
- \( t_{WR} \)
- \( t_{IL} \)
- \( t_{IL} \)
- \( t_{IL} \)
- \( t_{IL} \)
9. Operation Sequence

1. Positive Clock Pulse Input
   Refer to Figure 1 under “8. Diagram”.

2. Negative Clock Pulse Input
   Refer to Figure 2 under “8. Diagram”.

   The MB3793 operates in the same way whether it inputs positive or negative pulses.

3. Clock Monitoring
   To use the MB3793 while monitoring only one clock, connect clock pins CK1 and CK2.
   Although the MB3793 operates basically in the same way as when monitoring two clocks, it monitors the clock signal at every other input pulse.
   Refer to Figure 3 under “8. Diagram”.

4. Description of Operations
   The numbers given to the following items correspond to numbers (1) to (13) used in “8. Diagram”.
   (1) The MB3793 outputs a reset signal when the supply voltage (Vcc) reaches about 0.8 V (Vccl).
   (2) If Vcc reaches or exceeds the rise-time detected voltage Vsh, the MB3793 starts charging the power-on reset hold time setting capacitor Ctp. At this time, the output remains in a reset state. The Vsh value is 3.07 V (Typ).

Note: The MB3793 watchdog timer monitors Clock1 (CK1) and Clock2 (CK2) pulses alternately. When a CK2 pulse is detected after detecting a CK1 pulse, the monitoring time setting capacity (CTW) switches to charging from discharging. When two consecutive pulses occur on one side of this alternation before switching, the second pulse is ignored. In the above figure, pulse *1 and *2 are ignored.
(3) When CTP has been charged for a certain period of time TPR (until the CTP pin voltage exceeds the threshold voltage \( V_{th} \) after the start of charging), the MB3793 cancels the reset (setting the RESET pin to “H” level from “L” level). The \( V_{th} \) value is about 2.4 V with \( V_{CC} = 3.3 \) V. The power-on reset hold time \( t_{PR} \) is set with the following equation:

\[
t_{PR} \text{ (ms)} = A \times C_{TP} \text{ (\( \mu F \))}
\]

The value of \( A \) is about 750 with \( V_{CC} = 3.3 \) V. The MB3793 also starts charging the watchdog timer monitor time setting capacitor (CTW).

(4) When the voltage at the watchdog timer monitor time setting pin CTW reaches the “H” level threshold voltage \( V_{h} \), the CTW switches from the charge state to the discharge state. The value of \( V_{h} \) is always about 1.24 V regardless of the detected voltage.

(5) If the CK2 pin inputs a clock pulse (positive edge trigger) when the CTW is being discharged in the CK1-CK2 order or simultaneously, the CTW switches from the discharge state to the charge state. The MB3793 repeats operations (4) and (5) as long as the CK1/CK2 pin inputs clock pulses with the system logic circuit operating normally.

(6) If no clock pulse is fed to the CK1 or CK2 pin within the watchdog timer monitor time \( t_{WD} \) due to some problem with the system logic circuit, the CTW pin is set to the “L” level threshold voltage \( V_{L} \) or less and the MB3793 outputs a reset signal (setting the RESET pin to “L” level from “H” level). The value of \( V_{L} \) is always about 0.24 V regardless of the detected voltage.

The watchdog timer monitor time \( t_{WD} \) is set with the following equation:

\[
t_{WD} \text{ (ms)} = B \times C_{TW} \text{ (\( \mu F \))}
\]

The value of \( B \) is hardly affected by the power supply voltage; it is about 1600 with \( V_{CC} = 3.3 \) V.

(7) When a certain period of time \( t_{WR} \) has passed (until the CTP pin voltage reaches or exceeds \( V_{th} \) again after recharging the CTP), the MB3793 cancels the reset signal and starts operating the watchdog timer. The watchdog timer monitor reset time \( t_{WR} \) is set with the following equation:

\[
t_{WR} \text{ (ms)} = D \times C_{TP} \text{ (\( \mu F \))}
\]

The value of \( D \) is 55 with \( V_{CC} = 3.3 \) V. The MB3793 repeats operations (4) and (5) as long as the CK1/CK2 pin inputs clock pulses. If no clock pulse is input, the MB3793 repeats operations (6) and (7).

(8) If \( V_{CC} \) is lowered to the fall-time detected voltage \( V_{SL} \) or less, the CTP pin voltage decreases and the MB3793 outputs a reset signal (setting the RESET pin to “L” level from “H” level). The value of \( V_{SL} \) is 3.0 V (Typ). When \( V_{CC} \) reaches or exceeds \( V_{SH} \) again, the MB3793 starts charging the CTP.

(9) When \( V_{CC} \) reaches or exceeds \( V_{SH} \) again, the MB3793 starts charging the CTP.

(10) When the CTP pin voltage reaches or exceeds \( V_{th} \), the MB3793 cancels the reset and restarts operating the watchdog timer. It repeats operations (4) and (5) as long as the CK1/CK2 pin inputs clock pulses.

(11) Making the inhibit pin active (setting the INH pin to “H” from “L”) forces the watchdog timer to stop operation. This stops only the watchdog timer, leaving the MB3793 monitoring \( V_{CC} \) (operations (8) to (10)). The watchdog timer remains inactive unless the inhibit input is canceled. The inhibition (INH) pin must be connecting a voltage of more low impedance, to evade of the noise.

(12) Canceling the inhibit input (setting the INH pin to “L” from “H”) restarts the watchdog timer.

(13) The reset signal is output when the power supply is turned off to set \( V_{CC} \) to \( V_{SL} \) or less.
1. Equation of time-setting capacitances ($C_{TP}$ and $C_{TW}$) and set time

\[
\begin{align*}
t_{PR} [\text{ms}] &\approx A \times C_{TP} [\mu\text{F}] \\
t_{WD} [\text{ms}] &\approx B \times C_{TW} [\mu\text{F}] \\
t_{WR} [\text{ms}] &\approx D \times C_{TP} [\mu\text{F}] 
\end{align*}
\]

Values of $A$, $B$, $C$, and $D$

<table>
<thead>
<tr>
<th></th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>Remark</th>
</tr>
</thead>
<tbody>
<tr>
<td>750</td>
<td>1600</td>
<td>0</td>
<td>55</td>
<td></td>
<td>$V_{CC} = 3.3 \text{ V}$</td>
</tr>
<tr>
<td>1300</td>
<td>1500</td>
<td>0</td>
<td>100</td>
<td></td>
<td>$V_{CC} = 5.0 \text{ V}$</td>
</tr>
</tbody>
</table>

2. Example (when $C_{TP} = 0.1 \mu\text{F}$ and $C_{TW} = 0.01 \mu\text{F}$)

<table>
<thead>
<tr>
<th>time (ms)</th>
<th>Symbol</th>
<th>$V_{CC} = 3.3 \text{ V}$</th>
<th>$V_{CC} = 5.0 \text{ V}$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$t_{PR}$</td>
<td>75</td>
<td>130</td>
</tr>
<tr>
<td></td>
<td>$t_{WD}$</td>
<td>16</td>
<td>15</td>
</tr>
<tr>
<td></td>
<td>$t_{WR}$</td>
<td>5.5</td>
<td>10</td>
</tr>
</tbody>
</table>
10. Typical Characteristics

**Power supply current vs. Power supply voltage**

- Watchdog timer monitoring (VINH = 0 V)
- Watchdog timer stopping (VINH = VCC)

- $f = 1 \text{ kHz}$
- Duty = 10 %
- CK1 = CK2

**Detection voltage vs. Operating ambient temperature**

- $V_{SH}$
- $V_{SL}$

**Reset output voltage vs. Reset output current (P-MOS side)**

- $V_{RESET}$
- at $Vcc = 3.3 \text{ V}$

**Reset output voltage vs. Reset output current (N-MOS side)**

- $V_{RESET}$

Note: Without writing the value clearly, $VCC = 3.3 \text{ (V)}$, $CTP = 0.1 \text{ (\mu F)}$, $CTW = 0.01 \text{ (\mu F)}$. 
Reset output voltage vs. Power supply voltage

Power-on reset hold time vs. Operating ambient temperature (When $V_{CC}$ rising)

Watchdog timer reset time vs. Operating ambient temperature (When monitoring)

Watchdog timer monitoring time vs. Operating ambient temperature
Power-on reset hold time vs. $C_{TP}$ capacitance

- $T_a = -40^\circ C$
- $T_a = +25^\circ C$
- $T_a = +85^\circ C$

Watchdog timer reset time vs. $C_{TP}$ capacitance

- $T_a = -40^\circ C$
- $T_a = +25^\circ C$
- $T_a = +85^\circ C$

Watchdog timer monitoring time vs. $C_{TW}$ capacitance

- $T_a = -40^\circ C$
- $T_a = +25^\circ C$
- $T_a = +85^\circ C$

Power-on reset hold time $t_{PR}$ (ms)

- $10^{-1}$
- $10^{0}$
- $10^{1}$
- $10^{2}$
- $10^{3}$
- $10^{4}$

Setting capacitance $C_{TP}$ (μF)

- $10^{-4}$
- $10^{-3}$
- $10^{-2}$
- $10^{-1}$
- $10^{0}$
- $10^{1}$
- $10^{2}$

Watchdog timer reset time $t_{WR}$

- $10^{-2}$
- $10^{-1}$
- $10^{0}$
- $10^{1}$
- $10^{2}$

Watchdog timer monitoring time $t_{WD}$ (ms)

- $10^{-1}$
- $10^{0}$
- $10^{1}$
- $10^{2}$
- $10^{3}$
- $10^{4}$

Setting capacitance $C_{TW}$ (μF)
11. Application Example

Figure 6. Supply Voltage Monitor and Watchdog Timer (1-clock monitor)

* : Use a capacitor with less leakage current.
The MB3793 monitors the clock (CK1, CK2) at every other input pulse.
Figure 7. Supply Voltage Monitor and Watching Timer (2-clock monitor)

Figure 8. Supply Voltage Monitor and Watchdog Timer Stop

* : Use a capacitor with less leakage current.
12. Notes on Use

- Take account of common impedance when designing the earth line on a printed wiring board.
- Take measures against static electricity.
  - For semiconductors, use antistatic or conductive containers.
  - When storing or carrying a printed circuit board after chip mounting, put it in a conductive bag or container.
  - The work table, tools and measuring instruments must be grounded.
  - The worker must put on a grounding device containing kΩ to 1 MΩ resistors in series.
- Do not apply a negative voltage.
  - Applying a negative voltage of −0.3 V or less to an LSI may generate a parasitic transistor, resulting in malfunction.

13. Ordering Information

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Package</th>
<th>Marking</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>MB3793-30APF-</td>
<td>8-pin Plastic SOP</td>
<td>3793AN</td>
<td>–</td>
</tr>
<tr>
<td>- E1</td>
<td>(SOE008)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MB3793-30APNF-</td>
<td>8-pin Plastic SOP</td>
<td>3793AN</td>
<td>–</td>
</tr>
<tr>
<td>- E1</td>
<td>(SOB008)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

13.1 RoHS Compliance Information

The LSI products of Cypress with “E1” are compliant with RoHS Directive, and has observed the standard of lead, cadmium, mercury, Hexavalent chromium, polybrominated biphenyls (PBB), and polybrominated diphenyl ethers (PBDE).

The product that conforms to this standard is added “E1” at the end of the part number.
14. Package Dimensions

NOTES
1. ALL DIMENSIONS ARE IN MILLIMETER.
3. DIMENSIONING D INCLUDE MOLD FLASH, DIMENSIONING E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.025 mm PER SIDE. D AND E1 DIMENSION ARE DETERMINED AT DATUM H.
5. DATUMS A & B TO BE DETERMINED AT DATUM H.
6. "N" IS THE MAXIMUM NUMBER OF TERMINAL POSITIONS FOR THE SPECIFIED PACKAGE LENGTH.
7. THE DIMENSION APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 mm TO 0.25mm FROM THE LEAD TIP.
8. DIMENSION "b" DOES NOT INCLUDE THE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.10mm TOTAL EXCESS OF THE "b" DIMENSION AT MAXIMUM MATERIAL CONDITION. THE DAMBAR MAY BE LOCATED ON THE LOWER RADIUS OF THE FOOT.
9. THIS CHAMFER FEATURE IS OPTIONAL. IF IT IS NOT PRESENT, THEN A PIN IDENTIFIER MUST BE LOCATED WITHIN THE INDEX AREA INDICATED.
11. JEDEC SPECIFICATION NO. REF : N/A

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>DIMENSION</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>2.25</td>
</tr>
<tr>
<td>A1</td>
<td>0.05</td>
</tr>
<tr>
<td>D</td>
<td>6.35 BSC</td>
</tr>
<tr>
<td>E</td>
<td>7.80 BSC</td>
</tr>
<tr>
<td>E1</td>
<td>5.30 BSC</td>
</tr>
<tr>
<td>B</td>
<td>8°</td>
</tr>
<tr>
<td>c</td>
<td>0.13</td>
</tr>
<tr>
<td>b</td>
<td>0.39, 0.47, 0.55</td>
</tr>
<tr>
<td>L</td>
<td>0.45, 0.60, 0.75</td>
</tr>
<tr>
<td>L1</td>
<td>1.25 REF</td>
</tr>
<tr>
<td>L2</td>
<td>0.25 BSC</td>
</tr>
<tr>
<td>e</td>
<td>1.27 BSC</td>
</tr>
</tbody>
</table>
### Symbol | Dimensions | Notes
---|---|---
A | — | — | 1. All dimensions are in millimeter.
A1 | 0.05 | 0.25 | 2. Dimensioning and tolerancing per ASME Y14.5M-1994.
A2 | 1.30 | 1.40 | 1.50 | ▲ Dimensioning D include mold flash, dimensioning E1 does not include interlead flash or protrusion. Interlead flash or protrusions shall not exceed 0.025 mm per side. D and E1 dimension are determined at datum H.
D | 5.05 BSC. | | ▲ The package top may be smaller than the package bottom. Dimensioning D and E1 are determined at the outermost extremes of the plastic body exclusive of mold flash, the bar burrs, gate burrs and interlead flash, but including any mismatch between the top and bottom of the plastic body.
E | 6.00 BSC. | | α = \( \theta \) | ▲ Datums A & B to be determined at datum H.
E1 | 3.90 BSC. | | 6. "N" is the maximum number of terminal positions for the specified package length.
\( \theta \) | — | 8° | ⚠ The dimension apply to the flat section of the lead between 0.10 mm to 0.25mm from the lead tip.
C | 0.15 | 0.25 | ▲ Dimension "b" does not include the dambar protrusion. Allowable dambar protrusion shall be 0.10mm total in excess of the "b" dimension at maximum material condition.
The dambar may not be located on the lower radius of the foot.
B | 0.36 | 0.44 | 0.52 | ▲ This chamfer feature is optional. If it is not present, then a pin 1 identifier must be located within the index area indicated.
\( L_1 \) | 1.05 REF | | ▲ "A1" is defined as the vertical distance from the seating plane to the lowest point on the package body excluding the lid and or thermal enhancement on cavity down package configurations.
\( L_2 \) | 0.25 BSC. | | 11. JEDEC specification no. ref: N/A
\( H \) | 0.40 BSC. | |
15. Major Changes

<table>
<thead>
<tr>
<th>Page</th>
<th>Section</th>
<th>Change Results</th>
</tr>
</thead>
<tbody>
<tr>
<td>Revision 6.0</td>
<td>-</td>
<td>Company name and layout design change</td>
</tr>
<tr>
<td>1</td>
<td>DESCRIPTION</td>
<td>Deleted “There is also a mask option that can detect voltages of 4.9 V to 2.4 V in 0.1-V steps.”</td>
</tr>
</tbody>
</table>

NOTE: Please see “Document History” about later revised information.

### Document History

<table>
<thead>
<tr>
<th>Revision</th>
<th>ECN</th>
<th>Orig. of Change</th>
<th>Submission Date</th>
<th>Description of Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>**</td>
<td>—</td>
<td>TAOA</td>
<td>01/30/2015</td>
<td>Migrated to Cypress and assigned document number 002-08449. No change to document contents or format.</td>
</tr>
<tr>
<td>*A</td>
<td>5137426</td>
<td>TAOA</td>
<td>03/02/2016</td>
<td>Updated to Cypress template</td>
</tr>
<tr>
<td>*B</td>
<td>5613010</td>
<td>HIXT</td>
<td>02/01/2017</td>
<td>Updated Pin Assignments: Change the package name from FPT-8P-M01 to SOE008 Change the package name from FPT-8P-M02 to SOB008 Updated Ordering Information: Change the package name from FPT-8P-M01 to SOE008 Change the package name from FPT-8P-M02 to SOB008 Deleted the part numbers, MB3793-30APF-[____] and MB3793-30APNF-[____] Deleted the words in the Remarks, “Lead Free version” Updated Package Dimensions: Updated to Cypress format Deleted “Marking Format (Lead Free version)” Deleted “Labeling Sample (Lead free version)” Deleted “MB3793-30APF-[____] E1, MB3793-30APNF-[____] E1, MB3793-30APFV-[____] Recommended Conditions of Moisture Sensitivity Level”</td>
</tr>
<tr>
<td>*C</td>
<td>5790625</td>
<td>MASG</td>
<td>06/29/2017</td>
<td>Adapted Cypress new logo.</td>
</tr>
</tbody>
</table>