Cypress Roadmap: USB
Q3 2017
USB Portfolio

**USB 3.1**
- CYUSB301x FX3
  - 32-Bit Bus to USB 3.1 Gen 1 ARM9, 512KB RAM
- FX3PD
  - USB 3.1 Gen 2 Type-C Peripheral Controller Contact Sales
- CYUSB33xx
  - USB 3.1 Gen 1, Shared Link™ 1
  - USB 2.1 Lanes, 1 Gbps/Lane
- CYUSB33xx
  - 4 Ports: 1 Type-C, 3 Type-A
  - USB PD, Billboard, BC1.2
- NEW HX3PD
  - USB 3.1 Gen 2 Type-C Hub with PD Contact Sales
- DX3
  - USB 3.1 Gen 1 to DSI™ TX Contact Sales
- CYUSB306x CX3
  - CSI-2™ to USB 3.1 Gen 1
  - 4 CSI-2™ Lanes, 1 Gbps/Lane
- CYUSB381x GX3
  - USB 3.1 Gen 1 to GigE Energy Efficient Ethernet
- CYUSB303x
  - USB Type-C Port Controller
  - 1 PD Port, 5 Profiles, 100 W
- CYPD3xxx
  - USB Type-C Cable Controller
  - 1 PD Port, Termination, ESD
- CYPD3xxx
  - USB Type-C Port Controller 20-V, Crypto, Billboard
- CYUSB302x
  - USB 3.1 Gen 1 SD Reader
  - SDXC 6/eMMC 7
  - RAID 5
- CYUSB31xx
  - USB to UART (Gen 2)
  - 3 Mbps, 8 GPIOs
- CY7C683xx
  - USB Billboard ARM Cortex M0
  - 1 or 2 UART/SP1/IC channels
- CYUSB333x
  - 4 Ports: 1 Type-C, 3 Type-A
  - USB PD, Billboard, BC1.2
- CYUSB361x
  - USB 3.1 Gen 1 to GigE Energy Efficient Ethernet
- CYPD4xxx
  - USB Type-C Port Controller
  - 2 PD Ports, 128KB Flash, Mux
- CYPD5xxx
  - USB Type-C Port Controller
  - 2 PD Ports, 25V CC/SBU

**USB 2.0**
- CY7C6001X/53
  - FX2LP
  - 16-Bit Bus to USB 2.0
  - 8051, 16KB RAM
- CY7C6003
  - TX2UL
  - ULP PHY
  - 13, 19.2, 24, 26 MHz
- CYUSB201x
  - FX2G2
  - 32-Bit Bus to USB 2.0
  - ARM9 512KB RAM
- CY7C656X4
  - HX2VL
  - 4 Ports
  - 4 Transaction Translators
- CY7C656X1
  - HX2LP
  - 4 Ports, Industrial Grade
  - 1 Transaction Translator
- CYWB016xBB
  - HS USB OTG Dual SDXC 6/eMMC 7
- CY7C68020
  - EZ-Host
  - 4 Ports, FS USB OTG
  - 25 GPIOs
- CY7C67300
  - EZ-Host
  - 2 Ports, FS USB OTG
  - 25 GPIOs
- SL811HS
  - FS USB Host/Device
  - 256Byte RAM
- CY7C67200
  - EZ-OTG™
  - 2 Ports, FS USB OTG
  - 512KB RAM

**USB 1.1**
- CY7C638xx
  - enCore™ II
  - M8C MCU, 20 GPIOs
  - SPI, 8KB Flash
- CY7C64215
  - enCore III
  - M8C MCU, 50 GPIOs, ADC
  - SPI, 16KB Flash
- CY7C643xx
  - enCore V
  - M8C MCU, 36 GPIOs, ADC
  - PC/SP1, 32KB Flash
- CY7C6521x
  - USB-Serial UART/SP1/IC to USB
  - 2 Channels, CapSense®
- CY7C65213
  - USB-to-UART (Gen 2)
  - 3 Mbps, 8 GPIOs
- CY7C65210/7
  - USB Billboard
  - ARM Cortex M0
  - 1 or 2 UART/SP1/IC channels
- CY7C67300
  - EZ-Host
  - 4 Ports, FS USB OTG
  - 32 GPIOs
- CY7C67200
  - EZ-OTG™
  - 2 Ports, FS USB OTG
  - 25 GPIOs

---

1. Simultaneous USB 2.0 and SuperSpeed traffic on the same port
2. Battery Charging specification v1.2
3. Enables USB charging without host connection
4. Camera Serial Interface v2.0
5. Redundant array of independent disks
6. SD extended capacity
7. Embedded Multimedia Card
8. Display Serial Interface
9. UTMI low-pin interface

**Type-C products apply to any USB speed**
EZ-PD CCG2
USB Type-C and PD Port Controller

**Applications**
USB Type-C Electronically Marked Cabled Assembly (EMCA) and powered accessories

**Features**
- 32-bit MCU Subsystem
  - 48-MHz ARM® Cortex®-M0 CPU with 32KB Flash and 4KB SRAM
- Integrated Digital Blocks
  - Integrated timer/counter/pulse-width modulators (TCPWMs)
  - Two SCBs\(^1\) configurable to I2C, SPI or UART modes
- Type-C Support
  - Integrated transceiver, supporting one Type-C port
  - Integrated termination resistors (R\(_P\), R\(_D\), R\(_A\))\(^2\)
- Power Delivery (PD) Support
  - Standard power profiles
- Low-Power Operation
  - Two independent V\(_{CONN}\) rails with integrated isolation
  - Independent supply voltage pin for GPIO
  - 2.7–5.5-V operation; Sleep: 2.0 mA; Deep Sleep: 2.5 µA
- System-Level ESD on CC and VDD Pins
  - ±8-kV Contact, ±15-kV Air Gap IEC61000-4-2 Level 4C
- Packages
  - 20-ball CSP (3.3 mm\(^2\)) with 0.4-mm ball pitch, 14-pin DFN (2.5 x 3.5 mm) with 0.6-mm pin pitch and 24-pin QFN (4 mm\(^2\)) with 0.55-mm pin pitch

**Collateral**
- Datasheet: CCG2 Datasheet
- Reference Design Kit: CCG2 RDK
- Evaluation Kit: CCG3 EVK

**Availability**
Production: Now

---

1 Serial communication block configurable as UART, SPI or I2C
2 Termination resistors: R\(_P\) as a DFP, R\(_D\) as a UFP, R\(_A\) as an EMCA
**EZ-PD CCG3**

**USB Type-C and PD Port Controller**

### Applications
- Accessories and power adapters

### Features
- One Type-C Port with Integrated Transceiver
  - Alternate Modes\(^1\), Crypto Engine\(^2\) for USB Authentication\(^3\)
- Power Delivery (PD) Support for Standard Power Profiles
- Integrated Digital Blocks for \(V\text{_{BUS}}\) Power and MUX Interface
  - 4 timers/counters/pulse-width modulators (TCPWM), 24x GPIOs
  - 4 serial communication blocks (SCBs) configurable as master/slave I\(^2\)C, SPI or UART
  - USB Billboard Controller\(^4\) with Billboard Device Class\(^5\) support
- Integrated Analog Blocks for Overvoltage (OVP) and Overcurrent Protection (OCP)
  - 21.5-V OVP and OCP; 2.2 cross-bar switch
- 32-bit ARM\(^6\)\(^\circ\) Cortex-M0 CPU with MCU Subsystem
  - 2x64KB Flash for fail-safe updates over CC, I\(^2\)C or USB interfaces
- Low-Power Operation
  - 2x \(V\text{_{BUS}}\) Gate Drivers\(^6\), for consumer and provider power paths
  - 2x high-voltage (5–21.5 V, 25 V, maximum) \(V\text{_{BUS}}\) voltage inputs
  - Sleep: 2.0 mA; Deep Sleep: 2.5 \(\mu\)A with wake-on-I\(^2\)C or wake-on-CC
- System-Level ESD on CC/\(V\text{_{CONN}}\), \(V\text{_{BUS}}\), and SBU Pins
  - ±8-kV Contact, ±15-kV Air Gap IEC61000-4-2 Level 4C
- Packages
  - 42-ball (8.38 mm\(^2\)) CSP, 40-pin (36 mm\(^2\)) QFN and 32-pin (25 mm\(^2\)) QFN

### Collateral
- Datasheet: [CCG3 Datasheet](#)

---

\(^1\) Mode of operation in which the data lines are repurposed to transmit non-USB data
\(^2\) The encryption hardware and software required to implement USB Authentication
\(^3\) A USB-IF specification that defines the authentication protocol for Type-C accessories
\(^4\) A USB Device controller that informs the USB Host of the supported Alternate Modes
\(^5\) A specification that defines the method for a USB Device to communicate the supported Alternate Modes
\(^6\) Circuits to control the gates of external power Field-Effect Transistors (FETs) on \(V\text{_{BUS}}\) (5-20 V
\(^7\) Termination resistors: \(R_p\) read as a DFP, \(R_d\) as a UFP, \(R_a\) as an EMCA
**EZ-PD CCG4/4M**

**Dual-Port USB Type-C and PD Port Controller**

### Applications

- Notebooks, tablets, monitors, docking stations

### Features

- **Integrated USB Type-C Transceivers Support Two Type-C Ports**
  - Integrated 2x 1-W \( V_{CONN} \) FETs and 2x FET control signals, per port programmable \( R_p \)¹ and removable \( R_p \) and \( R_D \)² terminations
  - Supports dead battery mode operation
  - Integrated SuperSpeed USB/DisplayPort (DP) Mux (CCG4M)

- **Increased Flash Enables Fail-Safe Bootup**
  - Integrates 128KB Flash to store dual FW images for fail-safe boot

- **Integrated Digital Blocks for Inter-Chip Communications**
  - Four serial communication blocks (SCBs) master or slave configurable to \( I^2C \), SPI or UART
  - SCBs interconnect CCG4 with embedded controller, two alternate muxes and Thunderbolt controller (optional)

- **Integrated Blocks for Overvoltage (OVP) and Overcurrent Protection (OCP)**
  - Four 8-bit SAR ADCs configurable for OVP and OCP

- **Low-Power Operation**
  - 2.7–V to 5.5-V operation and independent supply voltage for GPIO; Sleep: 2.0 mA; Deep Sleep: 2.5 μA with wake-on-\( I^2C \) or wake-on-configuration channel (CC)

- **System-Level ESD on CC Pins**
  - ±8-kV Contact, ±15-kV Air Gap IEC61000-4-2 Level 4C

- **32-bit ARM® Cortex®-M0 CPU with MCU Subsystem**
  - 128KB Flash, upgradable over CC lines or \( I^2C \) interface

- **Packages**
  - 40-pin QFN, 96-ball BGA (CCG4M)

### Availability

- **Production:** Now

---

¹ Termination resistor read as a DFP
² Termination resistor read as a UFP
### EZ-PD CCG3PA

**USB Type-C and PD Port Controller**

### Applications
- Power adapters, chargers, power banks

### Features

- **Integrated Type-C and Power Delivery (PD) Transceiver**
  - Integrated high-voltage 30-V–tolerant LDO to power CCG3PA
  - Four timers/counters/pulse-width modulators (TCPWMs), 12x GPIOs
  - Two serial communication blocks (SCBs) for configurable master/slave I²C, SPI or UART

- **Integrated Analog**
  - Configurable V\(_{\text{BUS}}\) overvoltage (OVP) and overcurrent (OCP) protection
  - Integrated error amplifier\(^1\) with analog out for V\(_{\text{BUS}}\) control
  - Low side current sense\(^2\) capable of detecting 100mA change
  - Minimum 25-V–tolerant CC pins and FET control GPIOs
  - Two legacy charge-detect block (BC 1.2, Apple Charging 2.4A, QC 4.0 and Samsung AFC\(^3\))

- **32-bit ARM\® Cortex\®-M0 CPU with 64KB Flash**

- **Low-Power Operation**
  - High-voltage (5–30 V, 30 V maximum) V\(_{\text{BUS}}\) voltage inputs
  - Sleep: ~3.5 mA; Deep Sleep: 50 µA with wake-on I²C or CC

- **System-Level ESD on CC / V\(_{\text{CONN}}\) V\(_{\text{BUS}}\) and SBU Pins**
  - ±8-kV Contact, ±15-kV Air Gap IEC61000-4-2 Level 4C

- **Packages**
  - 24-QFN (16 mm\(^2\)), 16-SOIC (60 mm\(^2\))

### Collateral
- **Datasheet**: Contact Sales

### Availability
- **Samples**: Now
- **Production**: Q4 2017

---

1. Analog feedback voltage control circuit to control V\(_{\text{BUS}}\)
2. Circuit to measure the current flowing on the V\(_{\text{BUS}}\)
3. Adaptive Fast Charging

---

### CCG3PA: USB Type-C Port Controller

<table>
<thead>
<tr>
<th>MCU Subsystem</th>
<th>Integrated Digital Blocks</th>
<th>I/O Subsystem</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARM Cortex®-M0</td>
<td>4x TCPWM</td>
<td>Programmable I/O Matrix</td>
</tr>
<tr>
<td>48 MHz</td>
<td>2x SCB (I²C, SPI, UART)</td>
<td>14x GPIO Ports</td>
</tr>
<tr>
<td>Flash (64KB)</td>
<td>Advanced High-Performance Bus (AHB)</td>
<td></td>
</tr>
<tr>
<td>SRAM (4KB)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

---

**System Resources**

- **Baseband MAC**
- **30-V Regulator**
- **OCP and OVP**
- **2x V\(_{\text{CONN}}\) FETs**
- **Low-Side Current Sense**
- **2x Charge-Detect (BC v1.2, AC, QC, AFC)**
- **Error Amplifier**
- **1x 9-bit SAR ADC**

**Integrated Resistors** (R\(_P\), R\(_D\), R\(_A\))

---

**Terminal resistors**: R\(_P\) read as a DFP, R\(_D\) as a UFP, R\(_A\) as an EMCA
# EZ-PD CCG5

Dual-Port USB Type-C and PD Port Controller

**Applications**

- Notebooks, docks, Thunderbolt devices

**Features**

- Integrated Type-C Transceiver for Two Type-C USB PD 3.0-Compliant Ports
  - Support for Thunderbolt, DisplayPort (DP), HDMI Alt Mode and USB platforms
  - USCI1-compliant Interface with WHQL2-certified driver
  - Support for UEFI3 driver with Microsoft capsule firmware download
- Integrated Analog
  - Integrated high-voltage LDO and 4x $V_{CONN}$ FETs supporting up to 500 mA
  - Integrated 2x2 USB analog switch; integrated SBU analog pass with high-voltage tolerance
  - Integrated 2x USB Charger Detect (BC 1.2, Apple Charging, QC 4.0 and Samsung AFC4)
  - Integrated Type-C termination resistors ($R_P$, $R_D$, $R_DB$)5
  - 25-V tolerance on CC1/2 and SBU pins
- ARM® Cortex®-M0 CPU with 128KB Flash and 12KB SRAM
  - 4x serial communication blocks (SCB) - I²C, SPI or UART
  - Firmware upgradable over SWD/I²C interfaces
  - Supports Dead Battery mode operation
  - Overvoltage protection (OVP) with 2µs response time; integrated $V_{BUS}/V_{CONN}$ overcurrent protection (OCP)
- System-Level ESD on CC/$V_{CONN}$, $V_{BUS}$, and SBU Pins
  - ±8-kV Contact, ±15-kV Air Discharge IEC61000-4-2 Level 4C
- Packages
  - 2-Port in 96-BGA (6 mm²), 1-Port in 40-QFN (6 mm²)

**Collateral**

- Datasheet: Contact Sales

### CCG5: USB Type-C Port Controller

<table>
<thead>
<tr>
<th>MCU Subsystem</th>
<th>Integrated Digital Blocks</th>
<th>I/O Subsystem</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flash (128KB)</td>
<td>2x TCPWM</td>
<td>CC</td>
</tr>
<tr>
<td>SRAM (12KB)</td>
<td>SCB (I²C, SPI, UART)</td>
<td>$V_{CONN}$</td>
</tr>
<tr>
<td></td>
<td>SCB (I²C, SPI, UART)</td>
<td>VCONN OCP</td>
</tr>
<tr>
<td></td>
<td>SCB (I²C, SPI, UART)</td>
<td>VBUS/VCONN OCP</td>
</tr>
<tr>
<td></td>
<td>2x2 USB Analog Switch</td>
<td>2x VCONN FETs</td>
</tr>
<tr>
<td></td>
<td>2x2 USB Analog Pass through / Mux</td>
<td>Baseband PHY</td>
</tr>
<tr>
<td></td>
<td>2x USB Charge Detect (BC v1.2, Apple Charging)</td>
<td>Hi-Voltage LDO (21.5V)</td>
</tr>
<tr>
<td></td>
<td>4x 8-bit SAR ADC</td>
<td>4x 8-bit SAR ADC</td>
</tr>
<tr>
<td></td>
<td>$V_{BUS}$ OVP</td>
<td>2x PFETs Gate Driver</td>
</tr>
</tbody>
</table>

**Availability**

- Samples: Now
- Production: Q4 2017

---

1. USB Type-C Connector System Software Interface
2. Unified Extensible Firmware Interface
3. Windows Hardware Quality Labs
4. Adaptive Fast Charging
5. Termination resistors: $R_P$ read as a DFP, $R_D$ as a UFP, $R_DB$ as UFP in Dead-Battery scenario
EZ-USB FX3
USB 3.1 Gen 1 Peripheral Controller

Applications
Industrial cameras, medical and machine vision cameras, 3-D and 1080p full HD and 4K Ultra HD (UHD) cameras, document and fingerprint scanners, videoconferencing and data acquisition systems, video capture cards and HDMI converters, protocol and logic analyzers, USB test tools and software-designed radios (SDRs)

Features
- USB 3.1 Gen 1-Compliant Peripheral Controller
  - USB-IF-certified (TID: 340800007)
  - Up to 32 USB endpoints
- Fully Accessible 32-bit, 200-MHz ARM® 926EJ Core
  - 512KB of embedded SRAM for code space and buffers
- 32-bit, 100-MHz, flexible GPIF II Interface
  - Other peripheral interfaces such as I2C, I2S, UART, SPI and 12 GPIOs
  - Unused I/O pins can be used as GPIOs
  - 19.2-MHz crystal or 19.2-MHz, 26-MHz, 38.4-MHz and 52-MHz clock input
- Flexible Clock Options
- Packages
  - 121-ball BGA (10 mm²), 131-ball WLCSP (4.7 x 5.1 mm)

Collateral
Datasheet: [FX3 Datasheet](#)
Development Kit: [FX3 SuperSpeed Explorer Kit](#)
Software Development Kit: [EZ-USB FX3 SDK](#)

Availability
Production: Now
**EZ-USB FX3S**

**USB 3.1 Gen 1 RAID\(^1\)-on-Chip**

**Applications**

Servers, routers, mobile storage, USB Flash drives, POS terminals, automatic teller machines (ATM), SDIO expanders and data logging devices

**Features**

- **USB 3.1 Gen 1-Compliant Peripheral Controller**
  - USB-IF-certified (TID: 340800007)
  - Up to 32 USB endpoints
- **Fully Accessible 32-bit, 200-MHz ARM® 926EJ Core**
  - 512KB of embedded SRAM for code space and buffers
- **32-bit, 100-MHz, Flexible GPIF II Interface**
  - Other peripheral interfaces such as I²C, I²S, UART, SPI and 12 GPIOs
  - Unused I/O pins can be used as GPIOs
- **Two SDXC\(^2\), eMMC\(^3\) 4, 4, or SDIO 3.0 Interfaces**
  - Support RAID0 or RAID1 configurations
- **Flexible Clock Options**
  - 19.2-MHz crystal or 19.2-MHz, 26-MHz, 38.4-MHz and 52-MHz clock input
- **Packages**
  - 121-ball BGA (10 mm\(^2\)), 131-ball WLCSP (4.7 x 5.1 mm)

**Collateral**

- **Datasheet:** [FX3S Datasheet](#)
- **Kit:** [FX3S RAID\(^1\)-on-Chip Boot Disk Kit](#)
- **Software Development Kit:** [EZ-USB FX3 SDK](#)

**Availability**

**Production:** Now

---

\(^1\) Redundant array of independent disks
\(^2\) SD extended capacity
\(^3\) Embedded Multimedia Card
EZ-USB CX3
MIPI\(^1\) CSI-2 to USB 3.1 Gen 1 Bridge

### Applications
- Industrial, medical and machine vision cameras, 1080p full HD and 4K Ultra HD (UHD) cameras, document scanners, fingerprint scanners, game consoles, videoconferencing systems, notebook PCs, tablets and image acquisition systems

### Features
- **USB 3.1 Gen 1-Compliant Peripheral Controller**
  - Up to 32 USB endpoints
- **Fully Accessible 32-bit, 200-MHz ARM\(^\circ\) 926EJ core**
  - 512KB of embedded SRAM for code space and buffers
- **Four-Lane MIPI\(^1\) Camera Serial Interface v2.0 (CSI-2) Input**
  - Camera Control Interface (CCI) for image sensor configuration
  - Other peripheral interfaces such as I\(^2\)C, UART, SPI and 12 GPIOs
- **Supports Industry-Standard Video Data Formats**
  - RAW8/10/12/14\(^2\), YUV422/444\(^3\), RGB888/666/565\(^4\)
- **Supports Uncompressed Streaming Video**
  - 4K UHD at 15 fps, 1080p at 30 fps, 720p at 60 fps
- **Packages**
  - 121-ball BGA (10 x 10 x 1.7 mm)

### Collateral
- **Datasheet:** [CX3 Datasheet](#)
- **Reference Design Kit:** [CX3 Reference Design Kit](#)
- **Software Development Kit:** [EZ-USB FX3 SDK](#)

---

1. Mobile Industry Processor Interface
2. Video format for raw video data
3. Video format for luminance and chrominance components
4. Video format for red, green and blue pixel components
EZ-USB GX3
USB 3.1 Gen 1 to GigE¹ Bridge

Applications
USB dongles, docking stations and port replicators, network printers and security cameras, ultrabooks and home gateways, game consoles and portable media players, DVRs, IP set-top boxes and IP TVs and other embedded systems

Features
- One-Chip USB 3.1 Gen 1 to 10/100/1000M GigE Bridge
  - Integrates USB 3.1 Gen 1 PHY and GigE PHY
  - Integrates USB 3.1 Gen 1 Controller and GigE MAC²
  - Needs only a 25-MHz crystal to drive both USB and GigE1 PHY
- IEEE 802.3az³ Support for Low-Power Idle State
  - Supports dynamic cable length and power adjustment
  - Offers multiple power management wake-on-LAN⁴ features
- Supports Optional EEPROM to Store USB Descriptors
  - Integrates on-chip power-on-reset (POR) circuitry
- Packages
  - 68-QFN (8 x 8 x 0.85 mm)

Collateral
Datasheet: GX3 Datasheet
Reference Design Kit: GX3 Reference Design Kit
Software & Drivers: GX3 Drivers

Availability
Production: Now

¹ Gigabit Ethernet
² Media access controller that provides the address to an Ethernet node
³ A new-energy efficient Ethernet standard
⁴ An Ethernet standard that allows a computer to be turned on by a network message
**EZ-USB HX3**

**USB 3.1 Gen 1 Hub**

**Applications**

Docking stations for notebook PCs and tablets, PC motherboards, servers, televisions and monitors, retail hub boxes, printers and scanners, set-top boxes, home gateways, routers and game consoles

**Features**

- **USB 3.1 Gen 1-Compliant Four-Port Hub Controller**
  - USB-IF certified (Test ID: 330000047)
  - WHQL certified for Windows 7, Window 8, Windows 8.1
- **Shared Link™**
  - Supports simultaneous USB 2.0 and USB SuperSpeed (SS) devices on the same port
- **Ghost Charge™**
  - Enables USB charging while the hub is disconnected from a USB Host
- **Charging Standard support**
  - USB-IF Battery Charging (BC) v1.2, Apple Charging Standard
  - Charging an OTG Host in an ACA-Dock
- **Programming of External EEPROM via USB**
- **Configurable USB SS and USB 2.0 PHY (drives 11" trace)**
- **Packages**
  - 68-QFN (8 x 8 x 1.0 mm), 88-QFN (10 x 10 x 1.0 mm), 100-BGA (6 x 6 x 1.0 mm)

**Collateral**

- **Datasheet:** [HX3 Datasheet](#)
- **Kit:** CY4609, CY4603, CY4613
- **Configuration Utility:** Blaster Plus¹
- **App Notes:** HX3 Hardware Design Guide (AN91378)

1. A Cypress GUI-based PC application for setting HX3 configuration parameters

**Availability**

- **Production:** Now

---

¹ A Cypress GUI-based PC application for setting HX3 configuration parameters
² Transaction translator
EZ-USB HX3C
USB 3.1 Gen 1 Type-C PD Hub

Applications
USB Type-C charging hubs, adapters and accessories, docking stations for notebook PCs and tablets, televisions and monitors, PC motherboards and servers, set-top boxes, home gateways and routers

Features
- USB 3.1 Gen 1-Compliant Hub Controller with Type-C and PD
  - Upstream (US): Type-C, Downstream (DS): 1 Type-C and 2 Type-A ports
- Integrated Type-C Transceivers, Supporting Two Type-C Ports
  - Integrated termination resistors (R_P and R_D)¹
  - Integrated USB Billboard Controller²
- Charging Support
  - USB PD, BC v1.2, Apple Charging Standard
  - PD policy engine configures power profiles dynamically
- Ghost Charge™
  - Charging DS without US connection
- Firmware Upgradable Over USB
- System-Level ESD on Configuration Channel (CC) Pins
  - 8 kV Contact, 15 kV Air
- Configurable USB SS and USB 2.0 PHY (drives 11" trace)
- Packages
  - 121-ball BGA (10 mm x 100 mm, 0.8 mm ball-pitch)

Collateral
Datasheet: HX3C Datasheet
Reference Design: HX3C Type-C Monitor/Dock Reference Design

Availability
Production: Now

¹ Termination resistors: R_P read as a DFP, R_D as a UFP
² A USB Device controller that is used to implement the USB Billboard Device Class
³ Transaction Translator

Inform the USB Host of the supported Alternate Modes as well as any failures
**EZ-USB HX3PD**  
**USB 3.1 Gen 2 Type-C Hub with Power Delivery**

### Applications
- Notebook/tablet docking stations, monitor docks, multi-function USB Type-C peripherals

### Features
- **USB 3.1 Gen 2-Compliant Hub Controller with Type-C and PD**
  - Upstream (US) ports:
    - 10 Gbps; Type-A or Type-C plus PD (UFP)
  - Downstream (DS) ports:
    - 7 ports: 5x 10 Gbps, 2x 480 Mbps
    - 2 Type-C ports: 1 PD port (DFP), 1 Type-C only
- Integrated Type-C Transceivers and Dual-PHY for Type-C plug orientation correction
  - Integrated termination resistors ($R_p$ and $R_D$)\(^1\)
  - Integrated USB Billboard Controller\(^2\), USB Type-C Bridge Controller
  - Integrated $V_{CONN}$ FETs and ADC for overvoltage and overcurrent protection
- **Charging Support**
  - USB PD, BC v1.2, Apple Charging Standard, QC 4.0, Samsung AFC
  - USB PD policy engine configures power profiles dynamically
- **Ghost Charge™**: Charging DS without US connection
- **Dock Management Controller for secured firmware download**
  - Firmware upgradable over USB
- **System-Level ESD on Configuration Channel (CC) Pins**: 8 kV Contact, 15 kV Air
- **Package**: 192-ball BGA (12 mm x 12 mm x 1 mm, 0.8-mm ball-pitch)

### Collateral
- **Datasheet**: HX3PD Datasheet
- **Kit**: HX3PD Evaluation Kit

### Availability
- **Samples**: Q4 2017
- **Production**: Q1 2018

---
\(^1\) Termination resistors: $R_p$ read as a DFP, $R_D$ as a UFP  
\(^2\) A USB Device controller that is used to implement the USB Billboard Device Class  
Informing the USB Host of the supported Alternate Modes as well as any failures  
\(^3\) Transaction Translator