You are here

User Module Datasheet: 8-Bit Shift Register Datasheet SHIFTREG8 V 1.0 (CY8C21x45, CY8C22x45, CY8C22x45H, CY8C28xxx) | Cypress Semiconductor

User Module Datasheet: 8-Bit Shift Register Datasheet SHIFTREG8 V 1.0 (CY8C21x45, CY8C22x45, CY8C22x45H, CY8C28xxx)

Last Updated: 
Jun 21, 2013
Version: 
1.0

Features and Overview

  • 8-bit Shift Register uses one PSoC block
  • Source clock rates up to 48 MHz
  • Data input for clocks up to 24 MHz
  • Programmable Delay Cycle value
  • Serial output bit stream
     
The ShiftReg8 User Module is a variation of a modular linear feedback shift register (LFSR) that delays an input bit stream. The Delay Cycle Number value can be specified to define its output delayed up to 8 PSoC block clocks.
Translated documents are for reference only. We recommend that you refer to the English-language version of a document if you are engaged in development of a design.