You are here

PSoC® 5LP Architecture TRM | Cypress Semiconductor

PSoC® 5LP Architecture TRM

Last Updated: 
Oct 21, 2015

This document encompasses the PSoC® 5LP family of devices. In conjunction with the device datasheet, it contains complete and detailed information about how to design with the IP blocks that construct a PSoC 5LP device. This document describes the analog and digital architecture, and helps to better understand the features of the device.