You are here

L3 RLT sample project | Cypress Semiconductor

L3 RLT sample project

Last Updated: 
Jun 21, 2016
Version: 
1

The project includes all basic MCU startup code and the FCR4 Low Level
Library (L3), containing several peripheral modules.
Basic RLT Example, using callback for IRQ on underflow. The Reload Timer is running software triggered on internal clock in reload counter mode, Counter state is made visible using callback to toggle LED_LD1 and using RLT2_TOT output pin at using LED_LD3 output.
With 40 MHz MCU_PERI_3_CLOCK and the RLT run with Prescaler set to 1/16 the resulting effective clock for the RLT is 250 kHz. Settting the 32-bit Reload Register to 1250000 results in a countdown time of 0.5 seconds equaling a period of 1 second (the LED will blink once per second).

This content contains information on Cypress products that have been migrated from Spansion's website in conjunction with our merger. Although marked with the name of the company that developed the material (Spansion or Fujitsu), Cypress continues to offer the content to our customers. There is no change to this information as a result of this migration. Future revisions will occur when appropriate, and changes will be noted in the revision history.