You are here

PSoC® 3 Device Programming Specifications (CY8C32xxx, CY8C34xxx, CY8C36xxx, CY8C38xxx CY8CTMA39x, CY8CTMA8xx, CY8CTMA6xx) | Cypress Semiconductor

PSoC® 3 Device Programming Specifications (CY8C32xxx, CY8C34xxx, CY8C36xxx, CY8C38xxx CY8CTMA39x, CY8CTMA8xx, CY8CTMA6xx)

Last Updated: 
Aug 17, 2016
Version: 
*K
PSoC® 3 device programming refers to programming nonvolatile memory in PSoC 3 using an external host programmer. Nonvolatile memory, in the context of external host programmer, includes flash memory, device configuration nonvolatile latch (NVL), and write once NVL. PSoC 3 supports programming through the serial wire debug (SWD) interface or Joint Test Action Group (JTAG) interface. The data to be programmed is stored in a hex file. This document explains the hardware connections, programming protocol, programming vectors, and timing information to develop programming solutions for a PSoC 3 device.