You are here

Complete Freedom from Soft Errors - Asynchronous SRAMs with Error-Correcting Code (ECC) | Cypress Semiconductor

Complete Freedom from Soft Errors - Asynchronous SRAMs with Error-Correcting Code (ECC)

Last Updated: 
Sep 09, 2016
Version: 
**

Cypress’ Asynchronous SRAM with On-Chip Error Correcting Code (ECC) provides a faster, simpler and more cost effective solution than software or redundancy based ECC schemes. It is the industry’s highest reliability chip, built to service a wide variety of applications.

Translated documents are for reference only. We recommend that you refer to the English-language version of a document if you are engaged in development of a design.