You are here

S25FS064S 64 Mb (8 MB) 1.8-V FS-S Flash | Cypress Semiconductor

S25FS064S 64 Mb (8 MB) 1.8-V FS-S Flash

Last Updated: 
Jun 29, 2016

The FS-S Family connects to a host system via a Serial Peripheral Interface (SPI). Traditional SPI single bit serial input and output (Single I/O or SIO) is supported as well as optional two bit (Dual I/O or DIO) and four bit wide Quad I/O (QIO) and Quad Peripheral Interface (QPI) commands. In addition, there are Double Data Rate (DDR) read commands for QIO and QPI that transfer address and read data on both edges of the clock.

The FS-S Eclipse architecture features a Page Programming Buffer that allows up to 512 bytes to be programmed in one operation, resulting in faster effective programming and erase than prior generation SPI program or erase algorithms

Translated documents are for reference only. We recommend that you refer to the English-language version of a document if you are engaged in development of a design.