You are here

PSoC® 5LP: CY8C56LP Family Datasheet: Programmable System-on-Chip (PSoC®) | Cypress Semiconductor

PSoC® 5LP: CY8C56LP Family Datasheet: Programmable System-on-Chip (PSoC®)

Last Updated: 
Nov 14, 2016
Version: 
*J

Programmable System-on-Chip (PSoC®)

General Description

PSoC® 5LP is a true programmable embedded system-on-chip, integrating configurable analog and digital peripherals, memory, and a microcontroller on a single chip. The PSoC 5LP architecture boosts performance through:

  • 32-bit ARM Cortex-M3 core plus DMA controller at up to 80 MHz
  • Ultra low power with industry's widest voltage range
  • Programmable digital and analog peripherals enable custom functions
  • Flexible routing of any analog or digital peripheral function to any pin

PSoC devices employ a highly configurable system-on-chip architecture for embedded control design. They integrate configurable analog and digital circuits, controlled by an on-chip microcontroller. A single PSoC device can integrate as many as 100 digital and analog peripheral functions, reducing design time, board space, power consumption, and system cost while improving system quality.

Features

  • Operating characteristics
    • Voltage range: 1.71 to 5.5 V, up to 6 power domains
    • Temperature range (ambient) –40 to 85 °C
    • DC to 80-MHz operation
    • Power modes
      • Active mode 3.1 mA at 6 MHz, and 15.4 mA at 48 MHz
      • 2-μA sleep mode
      • 300-nA hibernate mode with RAM retention
    • Boost regulator from 0.5-V input up to 5-V output
  • Performance
    • 32-bit ARM Cortex-M3 CPU, 32 interrupt inputs
    • 24-channel direct memory access (DMA) controller
  • Memories
    • Up to 256 KB program flash, with cache and security features
    • Up to 32 KB additional flash for error correcting code (ECC)
    • Up to 64 KB RAM
    • 2 KB EEPROM
  • For more, see pdf
Translated documents are for reference only. We recommend that you refer to the English-language version of a document if you are engaged in development of a design.