You are here

CY8CPLC10: Powerline Communication Solution | Cypress Semiconductor

CY8CPLC10: Powerline Communication Solution

Last Updated: 
Oct 11, 2015

Powerline Communication Solution


  • Integrated Powerline Modem PHY
  • 2400 bps Frequency Shift Keying Modulation
  • Powerline Optimized Network Protocol
  • Integrates Data Link, Transport, and Network Layers
  • Supports Bidirectional Half-Duplex Communication
  • 8-bit CRC Error Detection to Minimize Data Loss
  • I2C enabled Powerline Application Layer
  • Supports I2C Frequencies of 50, 100, and 400 kHz
  • Reference Designs for 110V to 240V AC, 12V to 24V AC/DC Powerlines
  • Reference Designs Comply with CENELEC EN50065-1:2001 and FCC Part 15

Functional Overview

The CY8CPLC10 is an integrated Powerline Communication chip with the Powerline Modem PHY and Powerline Network Protocol Stack. This chip provides robust communication between different nodes on a Powerline.

Translated documents are for reference only. We recommend that you refer to the English-language version of a document if you are engaged in development of a design.