You are here

CY8C20336H, CY8C20446H: Haptics Enabled CapSense® Controller | Cypress Semiconductor

CY8C20336H, CY8C20446H: Haptics Enabled CapSense® Controller

Last Updated: 
Dec 22, 2015

Haptics Enabled CapSense® Controller


  • 1.71-V to 5.5-V operating range
  • Low power CapSense® block
  • Powerful Harvard-architecture processor
  • Flexible on-chip memory
  • Precision, programmable clocking
  • Programmable pin configurations
  • Integrates Immersion TS2000 Haptics technology for ERM drive control
  • Versatile analog mux
  • Additional system resources
  • Complete development tools
  • Package options
  • For more, see pdf

PSoC® Functional Overview

The PSoC family consists of on-chip controller devices, which are designed to replace multiple traditional microcontroller unit (MCU)-based components with one, low-cost single-chip programmable component. A PSoC device includes configurable analog and digital blocks, and programmable interconnect. This architecture allows the user to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast CPU, flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

Translated documents are for reference only. We recommend that you refer to the English-language version of a document if you are engaged in development of a design.