You are here

CY7C1460KV25, CY7C1462KV25, CY7C1460KVE25, CY7C1462KVE25: 36-Mbit (1 M × 36/2 M × 18) Pipelined SRAM with NoBL™ Architecture (With ECC) | Cypress Semiconductor

CY7C1460KV25, CY7C1462KV25, CY7C1460KVE25, CY7C1462KVE25: 36-Mbit (1 M × 36/2 M × 18) Pipelined SRAM with NoBL™ Architecture (With ECC)

Last Updated: 
Aug 05, 2016
Version: 
*I

36-Mbit (1 M × 36/2 M × 18) Pipelined SRAM with NoBL™ Architecture (With ECC)

Features

  • Pin-compatible and functionally equivalent to ZBT™
  • Supports 250-MHz bus operations with zero wait states
    • Available speed grades are 250 MHz, 200 MHz, and 167 MHz
  • Internally self-timed output buffer control to eliminate the need to use asynchronous OE
  • Fully registered (inputs and outputs) for pipelined operation
  • Byte Write capability
  • 2.5 V core power supply
  • 2.5 V I/O power supply
  • Fast clock-to-output times
    • 2.5 ns (for 250-MHz device)
  • Clock enable (CEN) pin to suspend operation
  • Synchronous self-timed writes
  • CY7C1460KV25, CY7C1462KV25, CY7C1460KVE25 and CY7C1462KVE25 available in JEDEC-standard Pb-free 100-pin TQFP, Pb-free and non Pb-free 165-ball FBGA packages.
  • IEEE 1149.1 JTAG-Compatible Boundary Scan
  • Burst capability — linear or interleaved burst order
  • “ZZ” sleep mode option
  • On Chip Error Correction (ECC) to reduce SER

Functional Description

The CY7C1460KV25/CY7C1462KV25/CY7C1460KVE25/CY7C1462KVE25 are 2.5 V, 1 M × 36/2 M × 18 synchronous pipelined burst SRAMs with No Bus Latency™ (NoBL™) logic, respectively. They are designed to support unlimited true back-to-back read/write operations with no wait states. The CY7C1460KV25/CY7C1462KV25/CY7C1460KVE25/ CY7C1462KVE25 are equipped with the advanced NoBL logic required to enable consecutive read/write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data in systems that require frequent write/read transitions. The CY7C1460KV25/CY7C1462KV25/ CY7C1460KVE25/CY7C1462KVE25 are pin-compatible and functionally equivalent to ZBT devices.

Translated documents are for reference only. We recommend that you refer to the English-language version of a document if you are engaged in development of a design.