You are here

CY7C1371DV33: 18-Mbit (512 K × 36) Flow-Through SRAM with NoBL™ Architecture | Cypress Semiconductor

CY7C1371DV33: 18-Mbit (512 K × 36) Flow-Through SRAM with NoBL™ Architecture

Last Updated: 
Mar 11, 2016
Version: 
*D

18-Mbit (512 K × 36) Flow-Through SRAM with NoBL™ Architecture

Features

  • No Bus Latency™ (NoBL™) architecture eliminates dead cycles between write and read cycles
  • Supports up to 133-MHz bus operations with zero wait states
  • Pin-compatible and functionally equivalent to ZBT™ devices
  • Internally self-timed output buffer control to eliminate the need to use OE
  • Registered inputs for flow through operation
  • Byte write capability
  • 3.3 V/2.5 V I/O power supply (VDDQ)
  • Fast clock-to-output times
  • For more, see pdf
     

Functional Description

The CY7C1371DV33 is a 3.3 V, 512 K × 36 synchronous flow through burst SRAM designed specifically to support unlimited true back-to-back read/write operations with no wait state insertion. The CY7C1371DV33 is equipped with the advanced No Bus Latency (NoBL) logic required to enable consecutive read/write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent write-read transitions.