You are here

CY7C1370S/CY7C1372S, 18-Mbit (512K × 36/1M × 18) Pipelined SRAM with NoBL™ Architecture | Cypress Semiconductor

CY7C1370S/CY7C1372S, 18-Mbit (512K × 36/1M × 18) Pipelined SRAM with NoBL™ Architecture

Last Updated: 
Apr 15, 2016
Version: 
*H

The CY7C1370S and CY7C1372S are 3.3 V, 512K × 36 and 1M × 18 synchronous pipelined burst SRAMs with No Bus Latency™ (NoBL™) logic, respectively.