You are here

CE209975 - Clock Buffer with Smart I/O™ | Cypress Semiconductor

CE209975 - Clock Buffer with Smart I/O™

Last Updated: 
Nov 15, 2017
Version: 
**

This example shows how to use a Smart I/O™ Component in PSoC® 4 to implement a clock buffer that can operate in chip low power modes. It can also be used to drive a heavier load than one GPIO is rated for by replicating the signal and driving two pins.

Overview

This code example demonstrates how an off-chip signal can be replicated using the Smart I/O LUTs to drive a heavier load, while operating in chip deep-sleep mode. It also demonstrates how several signals may be logically operated on to generate a signal that triggers a wakeup event through the port interrupt.