You are here

AN96589 - DESIGNING WITH CYPRESS 1-MB QUAD SPI nvSRAM | Cypress Semiconductor

AN96589 - DESIGNING WITH CYPRESS 1-MB QUAD SPI nvSRAM

Last Updated: 
Aug 26, 2015
Version: 
**

Cypress’s 1-Mb Quad SPI nvSRAM is a high-performance nonvolatile SRAM product that offers truly random memory accesses (writes and reads). It is a monolithic integrated circuit with a quad SPI interface, which allows writing and reading the memory using a single (one I/O channel for one bit per clock cycle), dual (two I/O channels for two bits per clock cycle), or quad (four I/O channels for four bits per clock cycle) configuration via a function-rich command set. This application note discusses the Quad SPI interface and demonstrates how to use the 1-Mb Quad SPI nvSRAM in system designs.

Translated documents are for reference only. We recommend that you refer to the English-language version of a document if you are engaged in development of a design.