You are here

AN61345 - Designing with EZ-USB® FX2LP™ Slave FIFO Interface | Cypress Semiconductor

AN61345 - Designing with EZ-USB® FX2LP™ Slave FIFO Interface

Last Updated: 
May 10, 2017
Version: 
*L

AN61345 provides a sample project to interface an FX2LP™ with FPGA using Slave FIFO interface. The interface, described in the sample implementation, adds High-Speed USB connectivity to applications such as data acquisition, industrial control and monitoring, and image processing. The project provided with this application note is implemented and tested with Xilinx® Spartan® 6 FPGA.

Translated documents are for reference only. We recommend that you refer to the English-language version of a document if you are engaged in development of a design.