Introducing Asynchronous SRAMs with Error Correcting Code (ECC)