Silicon Errata for the Zero Delay Clock Buffers, CY2300/03/04/05/08/09

Silicon Errata for the Zero Delay Clock Buffers, CY2300/03/04/05/08/09

Last Updated: 04/15/2013


Version: *A
This document describes the errors, workaround solution and silicon design fixes for Cypress zero delay clock buffers belonging to the families CY2300/03/04/05/08/09. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability. Compare this document to the device’s data sheet for a complete functional description.

这些文档仅供参考。赛普拉斯、赛普拉斯管理层、雇员及分销商对翻译错误不承担任何责任。当您在设计开发过程中使用这些文档时，我们强烈建议您参照英文版本。

これらの文献はあくまでもご参考のためのみに日本語翻訳されています。誤訳によるトラブルが発生した場合、Cypress Semiconductor Corp. 全ての子会社、関連会社、役員、従業員、販売代理店は一切の責任を負いかねます。最新の英語版オリジナル文献を必ずご参照いただくことをお勧め致します。

Related Files

File Title	Language	File Size	Last Updated
Errata_CY2300_03_04_05_08_09.pdf	English	378 KB	04/15/2013

Need help? Ask a question and find answers in the Cypress Developer Community Forums.

Low/intermittent bandwidth users tip: Firefox and Chrome browsers will allow downloads to be resumed if your connection is lost during download.

Spec No: 001-83431; Sunset Owner: CINM; Secondary Owner: CINM; Sunset Date: 04/29/13

	Rate Errata

	Related Pages
	Clock Distribution Zero Delay Buffers

Cypress Perform