Cypress Perform

Home > Documentation > Application Notes

AN82156 - PSoC® 3 and PSoC 5LP® - Designing PSoC Creator™ Components with UDB Datapaths

Last Updated: 12/18/2012
Version: *B

AN82156 explains how to design PSoC® Creator™ components that use PSoC 3 and PSoC 5LP® Universal Digital Block (UDB) datapath modules.

Datapath-based designs can offload CPU tasks to increase the efficiency of components. This application note describes the development process step by step. You also will learn how to use the PSoC Creator Datapath Configuration Tool to create, view, and modify datapath instances in Verilog files. 

Introduction

Have you maxed out your CPU bandwidth? PSoC 3 and PSoC 5LP UDBs can lighten the load on your CPU by creating intelligent custom peripherals. The datapaths in those UDBs can be used to create sophisticated multiprocessor-based designs.

Many PSoC customers have experience writing HDL code for CPLDs or FPGAs. PSoC 3 and PSoC 5LP support Verilog for PLDs. However, PSoC 3 and PSoC 5LP PLDs are smaller than full-fledged CPLDs or FPGAs, and many designs are too large for PSoC 3 and PSoC 5LP. PSoC’s unique datapath modules remove this obstacle by integrating one or more small 8-bit processors into PLD-based designs.

Notes:
  1. Click on AN84741 - PSoC® 5 to PSoC 5LP Migration Guide to learn differences between PSoC 5 and PSoC 5LP.
  2. Click on AN77835 - PSoC® 3 to PSoC 5LP Migration Guide to learn differences between PSoC 3 and PSoC 5LP.
  3. For PSoC 5 project and related document, please download file AN82156_Archive.zip.

Projects associated with this application note can be downloaded from the 'Related Files' section below. For your convenience, we have provided projects that are compatible with the two most recent versions of PSoC Creator:

  • AN82156.zip is used with PSoC Creator 2.1 SP1
  • AN82156_Archive.zip is used with PSoC Creator 2.1/2.0

The project’s default settings may not be compatible with your device or kit, and you may need to change your project settings. For more information, see:


这些文档仅供参考。赛普拉斯、赛普拉斯管理层、雇员及分销商对翻译错误不承担任何责任。当您在设计开发过程中使用这些文档时,我们强烈建议您参照英文版本。

これらの文献はあくまでもご参考のためのみに日本語翻訳されています。誤訳によるトラブルが発生した場合、Cypress Semiconductor Corp. 全ての子会社、関連会社、役員、従業員、販売代理店は一切の責任を負いかねます。 最新の英語版オリジナル文献を必ずご参照いただくことをお勧め致します。




Related Files


Related Documentation


Related Resources


Spec No: 001-82156; Sunset Owner: GIR; Secondary Owner: MKEA; Sunset Date: 03/28/13

Rate Application ..

Related Documentation

Related Resources

Related Pages