User Module Datasheet: I2C Hardware Block Datasheet, I2CSBUF V 1.00 (CY8C20xx7/S, CY8C20055)
Last Updated: 10/23/2012
|
|
|
Version: 1.00
|
Features and Overview
-
Industry standard Philips I2C bus compatible interface
-
Slave-only operation
-
Only two pins (SDA and SCL) are required to interface to I2C bus
-
Standard data rate of 50, 100, and 400 kbps
-
No clock stretching
-
32-byte hardware data buffer
The I2CSBUF User Module implements an I2C register based slave device. The I2C bus is an industry standard, two wire hardware interface developed by Philips® (now NXP). The master initiates all communication on the I2C bus and supplies the clock for all slave devices. The I2CSBUF user module supports the standard mode with speeds of as much as 400 kbps. The I2CSBUF user module is compatible with multiple devices on the same bus.
|
这些文档仅供参考。赛普拉斯、赛普拉斯管理层、雇员及分销商对翻译错误不承担任何责任。当您在设计开发过程中使用这些文档时，我们强烈建议您参照英文版本。
これらの文献はあくまでもご参考のためのみに日本語翻訳されています。誤訳によるトラブルが発生した場合、Cypress Semiconductor Corp. 全ての子会社、関連会社、役員、従業員、販売代理店は一切の責任を負いかねます。
最新の英語版オリジナル文献を必ずご参照いただくことをお勧め致します。
Spec No: 001-75355;
Sunset Owner: LURE;
Secondary Owner: VITA;
Sunset Date: 03/11/13
|
|