Cypress Perform

Home > Documentation > Technical Articles

Capacitive Sensing Made Easy, Part 2

Last Updated: 05/15/2012

When it comes to capacitive sensing design, layout plays a crucial role. Giving importance to layout not only aids in superior performance (lower noise and higher signal) but also helps in achieving EMI/EMC compliance. It should be kept in mind that a good layout helps in realizing the following two objectives:


1. Higher finger capacitance and lower parasitic capacitance: The signal in a given system is the sum of signals due to parasitic capacitance and those due to finger capacitance. It is important to reduce parasitic capacitance because, in order to increase a particular signal within a fixed range, the other signal must always be reduced to avoid saturating the signal.


2. Lower noise: This helps in making the system more reliable and avoid false detects.


这些文档仅供参考。赛普拉斯、赛普拉斯管理层、雇员及分销商对翻译错误不承担任何责任。当您在设计开发过程中使用这些文档时,我们强烈建议您参照英文版本。

これらの文献はあくまでもご参考のためのみに日本語翻訳されています。誤訳によるトラブルが発生した場合、Cypress Semiconductor Corp. 全ての子会社、関連会社、役員、従業員、販売代理店は一切の責任を負いかねます。 最新の英語版オリジナル文献を必ずご参照いただくことをお勧め致します。




Related Files


Spec No: None; Sunset Owner: OBS; Secondary Owner: DSP; Sunset Date: 11/15/12

Rate Technical Ar..

Spec No: None; Sunset Owner: OBS; Secondary Owner: DSP; Sunset Date: 11/15/12