Cypress Perform

Home > Documentation > Application Notes
AN72332 - Guidelines on System Design using Cypress' USB 2.0 Hub (HX2VL)

Last Updated: 01/02/2013
Version: *D
This application note was previously titled "HX2VL (CY7C65642, CY7C65632/34) PCB Design Recommendations"

AN72332 provides guidelines on system design with HX2VL, a high-performance, low-power USB 2.0 high speed hub that is optimized for low-cost designs. Recommended system design and PCB Layout techniques are included here to ensure best performance and full compliance with USB 2.0 specification.

Introduction

HX2VL is the next-generation family of high-performance, low-power USB 2.0 hub controllers. The HX2VL has integrated upstream and downstream transceivers, a USB serial interface engine (SIE), USB hub control and repeater logic, and transaction translator (TT) logic. The HX2VL portfolio has Single-TT and Multi-TT versions, lowcost options with high performance.

这些文档仅供参考。赛普拉斯、赛普拉斯管理层、雇员及分销商对翻译错误不承担任何责任。当您在设计开发过程中使用这些文档时，我们强烈建议您参照英文版本。

これらの文献はあくまでもご参考のためのみに日本語翻訳されています。誤訳によるトラブルが発生した場合、Cypress Semiconductor Corp. 全ての子会社、関連会社、役員、従業員、販売代理店は一切の責任を負いかねます。 最新の英語版オリジナル文献を必ずご参照いただくことをお勧め致します。




Related Files

    File Title Language File Size Last Updated
      AN72332.pdf English 983 KB 01/02/2013
    Need help? Ask a question and find answers in the Cypress Developer Community Forums.

    Low/intermittent bandwidth users tip: Firefox and Chrome browsers will allow downloads to be resumed if your connection is lost during download.


Spec No: 001-72332; Sunset Owner: PRVE; Secondary Owner: HBM; Sunset Date: 03/30/12
Rate Application ..

Related Pages