Cypress Perform

Home > Documentation > Component Datasheets
I2C Master/Multi-Master/Slave 3.30

Last Updated: 12/26/2012
Version: 3.30
PSoC® Creator™ Component Datasheet

Features

  • Industry-standard NXP® I2C bus interface
  • Supports Slave, Master, Multi-Master and Multi-Master-Slave operation
  • Requires only two pins (SDA and SCL) to interface to I2C bus
  • Supports standard data rates of 100/400/1000 kbps
  • High level APIs require minimal user programming
    
  Symbol Diagram

General Description

The I2C component supports I2C slave, master, and multi-master configurations. The I2C bus is an industry-standard, two-wire hardware interface developed by Philips. The master initiates all communication on the I2C bus and supplies the clock for all slave devices.

The I2C component supports standard clock speeds up to 1000 kbps. It is compatible with I2C Standard-mode, Fast-mode, and Fast-mode Plus devices as defined in the NXP I2C-bus specification. The I2C component is compatible with other third-party slave and master devices.

Note: This version of the component datasheet covers both the fixed hardware I2C block and the UDB version.


这些文档仅供参考。赛普拉斯、赛普拉斯管理层、雇员及分销商对翻译错误不承担任何责任。当您在设计开发过程中使用这些文档时，我们强烈建议您参照英文版本。

これらの文献はあくまでもご参考のためのみに日本語翻訳されています。誤訳によるトラブルが発生した場合、Cypress Semiconductor Corp. 全ての子会社、関連会社、役員、従業員、販売代理店は一切の責任を負いかねます。 最新の英語版オリジナル文献を必ずご参照いただくことをお勧め致します。

Translated documents are for reference only. We recommend that you refer to the English-language version of a document if you are engaged in development of a design.




Related Files


Spec No: None; Sunset Owner: TDU; Secondary Owner: GDK; Sunset Date: 05/18/12
Rate Component Da..

Related Pages