The hardware interface and configuration settings for the FLAGs are described in detail and examples are provided. References to the GPIF II Designer are included in order to make the Slave FIFO interface easy to design with. Finally, a complete design example is included to demonstrate how an FPGA can be interfaced to FX3 using synchronous Slave FIFO.
|