RoboClock™ and RoboClock II™ Test Mode

RoboClock™ and RoboClock II™ Test Mode

Last Updated: 08/23/2011


Version: **
This document discusses the test mode capabilities of the RoboClock™ and RoboClock II™ family. It begins with an introduction to these devices and then discusses how to use the test mode features. The RoboClock II test mode disables the PLL, which allows you to debug your system design. Using the test mode function can improve your design and give you additional stability.

这些文档仅供参考。赛普拉斯、赛普拉斯管理层、雇员及分销商对翻译错误不承担任何责任。当您在设计开发过程中使用这些文档时，我们强烈建议您参照英文版本。

これらの文献はあくまでもご参考のためのみに日本語翻訳されています。誤訳によるトラブルが発生した場合、Cypress Semiconductor Corp. 全ての子会社、関連会社、役員、従業員、販売代理店は一切の責任を負いかねます。最新の英語版オリジナル文献を必ずご参照いただくことをお勧め致します。

Related Files

File Title	Language	File Size	Last Updated
RoboClock_and_RoboClockII_Test Mode.pdf	English	8 MB	08/23/2011

Need help? Ask a question and find answers in the Cypress Developer Community Forums.

Low/intermittent bandwidth users tip: Firefox and Chrome browsers will allow downloads to be resumed if your connection is lost during download.

Spec No: 001-66851; Sunset Owner: BASH; Secondary Owner: AJU; Sunset Date: 08/23/11

	Rate White Paper

	Related Pages
	High Performance Buffers

Cypress Perform