Cypress Perform

Home > Documentation > Component Datasheets
Shift Register (ShiftReg) 2.20

Last Updated: 04/30/2013
Version: 2.20
PSoC® Creator™ Component Datasheet

Features

  • Adjustable shift register size: 2 to 32 bits
  • Simultaneous shift in and shift out
  • Right shift or left shift
  • Reset input forces shift register to all 0s
  • Shift register value readable by CPU or DMA
  • Shift register value writable by CPU or DMA 

 

 Symbol Diagram
General Description

The Shift Register (ShiftReg) component provides synchronous shifting of data into and out of a parallel register. The parallel register can be read or written to by the CPU or DMA. The Shift Register component provides universal functionality similar to standard 74xxx series logic shift registers including: 74164, 74165, 74166, 74194, 74299, 74595 and 74597. In most applications the Shift Register component will be used in conjunction with other components and logic to create higher level application-specific functionality, such as a counter to count the number of bits shifted.   

Required Software: PSoC Creator v2.0 and above

这些文档仅供参考。赛普拉斯、赛普拉斯管理层、雇员及分销商对翻译错误不承担任何责任。当您在设计开发过程中使用这些文档时，我们强烈建议您参照英文版本。

これらの文献はあくまでもご参考のためのみに日本語翻訳されています。誤訳によるトラブルが発生した場合、Cypress Semiconductor Corp. 全ての子会社、関連会社、役員、従業員、販売代理店は一切の責任を負いかねます。 最新の英語版オリジナル文献を必ずご参照いただくことをお勧め致します。

Translated documents are for reference only. We recommend that you refer to the English-language version of a document if you are engaged in development of a design.




Related Files


Spec No: 001-85014; Sunset Owner: TDU; Secondary Owner: GDK; Sunset Date: 08/17/11
Rate Component Da..

Related Pages

Spec No: 001-85014; Sunset Owner: TDU; Secondary Owner: GDK; Sunset Date: 08/17/11