Cyclic Redundancy Check (CRC) 2.30
Last Updated: 12/26/2012
|
|
|
Version: 2.30
|
| PSoC Creator Component Data Sheet |
Features
-
1 to 64 bits
-
Time Division Multiplexing mode
-
Requires clock and data for serial bit stream input
-
Serial data in, parallel result
-
Standard [CRC-1 (parity bit), CRC-4 (ITU-T G.704), CRC-5-USB, etc.] or custom polynomial
-
Standard or custom seed value
-
Enable input provides synchronized operation with other components
|
Symbol Diagram
 |
|
General Description
The default use of the Cyclic Redundancy Check (CRC) component is to compute the CRC from a serial bit stream of any length. The input data is sampled on the rising edge of the data clock. The CRC value is reset to 0 before starting or can optionally be seeded with an initial value. On completion of the bitstream, the computed CRC value may be read out.
|
Required Software: PSoC Creator v1.0 Beta 5 and above
|
这些文档仅供参考。赛普拉斯、赛普拉斯管理层、雇员及分销商对翻译错误不承担任何责任。当您在设计开发过程中使用这些文档时，我们强烈建议您参照英文版本。
これらの文献はあくまでもご参考のためのみに日本語翻訳されています。誤訳によるトラブルが発生した場合、Cypress Semiconductor Corp. 全ての子会社、関連会社、役員、従業員、販売代理店は一切の責任を負いかねます。
最新の英語版オリジナル文献を必ずご参照いただくことをお勧め致します。
Translated documents are for reference only. We recommend that you refer to the English-language version of a document if you are engaged in development of a design.
Spec No: 001-85007;
Sunset Owner: HMI;
Secondary Owner: POA;
Sunset Date: 10/04/11
|
|