Cypress Perform

Home > Documentation > Datasheets

CY14C101I, CY14B101I, CY14E101I: 1 Mbit (128K x 8) Serial (I2C) nvSRAM with Real Time Clock

Last Updated: 04/30/2013
Version: *J


1 Mbit (128K x 8) Serial (I2C) nvSRAM with Real Time Clock

Features

  • 1-Mbit nonvolatile static random access memory (nvSRAM)
    • Internally organized as 128 K x 8
    • STORE to QuantumTrap nonvolatile elements initiated automatically on power-down (AutoStore) or by using I2C command (Software STORE) or HSB pin (Hardware STORE)
    • RECALL to SRAM initiated on power-up (Power Up RECALL) or by I2C command (Software RECALL)
    • Automatic STORE on power-down with a small capacitor
  • High reliability
    • Infinite read, write, and RECALL cycles
    • 1 million STORE cycles to QuantumTrap
    • Data retention: 20 years at 85 °C
  • For more, see pdf

Overview

The Cypress CY14C101I/CY14B101I/CY14E101I combines a 1-Mbit nvSRAM[1] with a full-featured RTC in a monolithic integrated circuit with serial I2C interface. The memory is organized as 128 K words of 8 bits each. The embedded nonvolatile elements incorporate the QuantumTrap technology, creating the world’s most reliable nonvolatile memory. The SRAM provides infinite read and write cycles, while the QuantumTrap cells provide highly reliable nonvolatile storage of data. Data transfers from SRAM to the nonvolatile elements (STORE operation) takes place automatically at power-down.


这些文档仅供参考。赛普拉斯、赛普拉斯管理层、雇员及分销商对翻译错误不承担任何责任。当您在设计开发过程中使用这些文档时,我们强烈建议您参照英文版本。

これらの文献はあくまでもご参考のためのみに日本語翻訳されています。誤訳によるトラブルが発生した場合、Cypress Semiconductor Corp. 全ての子会社、関連会社、役員、従業員、販売代理店は一切の責任を負いかねます。 最新の英語版オリジナル文献を必ずご参照いただくことをお勧め致します。




Related Files


Spec No: 001-54391; Sunset Owner: TUP; Secondary Owner: SNU; Sunset Date: 09/22/11

Rate Datasheet

Related Pages

Related Parts

Spec No: 001-54391; Sunset Owner: TUP; Secondary Owner: SNU; Sunset Date: 09/22/11