AN58304 - PSoC® 3 and PSoC 5LP – Pin Selection for Analog Designs
Last Updated: 04/05/2013
|
|
|
Version: *E
|
| AN58304 provides an overview of the analog routing matrix in PSoC® 3 and PSoC 5LP. |
This matrix is used to interconnect analog blocks and GPIO pins. A good understanding of the analog routing and pin connections can help the designer make selections to achieve the best possible analog performance. Topics such as LCD and CapSense routing are not covered in this application note.
Notes:
-
Click on AN84741 - PSoC® 5 to PSoC 5LP Migration Guide to learn differences between PSoC 5 and PSoC 5LP.
-
Click on AN77835 - PSoC® 3 to PSoC 5LP Migration Guide to learn differences between PSoC 3 and PSoC 5LP.
|
这些文档仅供参考。赛普拉斯、赛普拉斯管理层、雇员及分销商对翻译错误不承担任何责任。当您在设计开发过程中使用这些文档时，我们强烈建议您参照英文版本。
これらの文献はあくまでもご参考のためのみに日本語翻訳されています。誤訳によるトラブルが発生した場合、Cypress Semiconductor Corp. 全ての子会社、関連会社、役員、従業員、販売代理店は一切の責任を負いかねます。
最新の英語版オリジナル文献を必ずご参照いただくことをお勧め致します。
Related Application Notes:
Domain Tags: Analog internal routing techniques, Analog, Analog Internal Routing
Spec No: 001-58304;
Sunset Owner: MEH;
Secondary Owner: XKJ;
Sunset Date: 10/11/11
|
|