AN57821- PSoC® 3 and PSoC 5LP Mixed Signal Circuit Board Layout Considerations
Last Updated: 12/06/2012
|
|
|
Version: *G
|
| AN57821 introduces basic PCB layout practices to achieve 16 to 20 bit performance for the PSoC® 3 and PSoC 5LP family of devices. The design practices covered in this application note are good rules to use in any mixed signal design for any accuracy. |
Introduction
To better understand the problems that may arise when using ADCs above 12 bits; it is a good idea to understand just how small a voltage an ADC can actually resolve. An 8-bit ADC with a range of 2 V detects a minimum value of 2 V/256 = 0.008 V or about 8 mV.
The following video introduces the designer to shared return paths and how to avoid them when designing a circuit board.
Notes:
-
Click on AN84741 - PSoC® 5 to PSoC 5LP Migration Guide to learn differences between PSoC 5 and PSoC 5LP.
-
Click on AN77835 - PSoC® 3 to PSoC 5LP Migration Guide to learn differences between PSoC 3 and PSoC 5LP.
|
这些文档仅供参考。赛普拉斯、赛普拉斯管理层、雇员及分销商对翻译错误不承担任何责任。当您在设计开发过程中使用这些文档时，我们强烈建议您参照英文版本。
これらの文献はあくまでもご参考のためのみに日本語翻訳されています。誤訳によるトラブルが発生した場合、Cypress Semiconductor Corp. 全ての子会社、関連会社、役員、従業員、販売代理店は一切の責任を負いかねます。
最新の英語版オリジナル文献を必ずご参照いただくことをお勧め致します。
Related Application Notes:
Domain Tags: PSoC System Design, PCB layout, Mixed signal
Spec No: 001-57821;
Sunset Owner: MEH;
Secondary Owner: XKJ;
Sunset Date: 06/06/11
|
|