CY2305C, CY2309C: 3.3 V Zero Delay Clock Buffer
Last Updated: 01/09/2013
|
|
|
Version: *L
|
3.3 V Zero Delay Clock Buffer
Features
-
10 MHz to 100–133 MHz operating range
-
Zero input and output propagation delay
-
Multiple low skew outputs
-
One input drives five outputs (CY2305C)
-
One input drives nine outputs, grouped as 4 4 1 (CY2309C)
-
50 ps typical cycle-to-cycle jitter (15 pF, 66 MHz)
-
Test mode to bypass phase locked loop (PLL) (CY2309C) only
-
Available in space saving 16-pin 150 Mil small outline integrated circuit (SOIC) or 4.4 mm thin shrunk small outline package (TSSOP) packages (CY2309C), and 8-pin, 150 Mil SOIC package (CY2305C)
-
3.3 V operation
-
Commercial, industrial and automotive-A flows available
Functional Description
The CY2305C and CY2309C are die replacement parts for CY2305 and CY2309.
The CY2309C is a low-cost 3.3 V zero delay buffer designed to distribute high speed clocks and is available in a 16-pin SOIC or TSSOP package. The CY2305C is an 8-pin version of the CY2309C. It accepts one reference input and drives out five low skew clocks. The -1H versions of each device operate up to 100–133 MHz frequencies and have higher drive than the -1 devices. All parts have on-chip phase locked loops (PLLs) which lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad.
|
这些文档仅供参考。赛普拉斯、赛普拉斯管理层、雇员及分销商对翻译错误不承担任何责任。当您在设计开发过程中使用这些文档时，我们强烈建议您参照英文版本。
これらの文献はあくまでもご参考のためのみに日本語翻訳されています。誤訳によるトラブルが発生した場合、Cypress Semiconductor Corp. 全ての子会社、関連会社、役員、従業員、販売代理店は一切の責任を負いかねます。
最新の英語版オリジナル文献を必ずご参照いただくことをお勧め致します。
Spec No: 38-07672;
Sunset Owner: TSAI;
Secondary Owner: GOPA;
Sunset Date: 06/06/11
|
|