CY7C1565KV18: 72-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)
Last Updated: 01/14/2013
|
|
|
Version: *N
|
72-Mbit QDR® II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
Features
-
Separate independent read and write data ports
-
550-MHz clock for high bandwidth
-
Four-word burst for reducing address bus frequency
-
Double data rate (DDR) Interfaces on both read and write ports
(data transferred at 1100 MHz) at 550 MHz
-
Available in 2.5-clock cycle latency
-
Two input clocks (K and K) for precise DDR timing
-
Echo clocks (CQ and CQ) simplify data capture in high speed systems
-
For more, see pdf
Functional Description
The CY7C1565KV18 is1.8-V synchronous pipelined SRAM, equipped with QDR II+ architecture. Similar to QDR II architecture, QDR II+ architecture consists of two separate ports: the read port and the write port to access the memory array. The read port has dedicated data outputs to support read operations and the write port has dedicated data inputs to support write operations. QDR II+ architecture has separate data inputs and data outputs to completely eliminate the need to “turnaround” the data bus that exists with common I/O devices.
|
这些文档仅供参考。赛普拉斯、赛普拉斯管理层、雇员及分销商对翻译错误不承担任何责任。当您在设计开发过程中使用这些文档时，我们强烈建议您参照英文版本。
これらの文献はあくまでもご参考のためのみに日本語翻訳されています。誤訳によるトラブルが発生した場合、Cypress Semiconductor Corp. 全ての子会社、関連会社、役員、従業員、販売代理店は一切の責任を負いかねます。
最新の英語版オリジナル文献を必ずご参照いただくことをお勧め致します。
Translated documents are for reference only. We recommend that you refer to the English-language version of a document if you are engaged in development of a design.
Spec No: 001-15878;
Sunset Owner: SHTC;
Secondary Owner: UUB;
Sunset Date: 06/14/11
|
|