Cypress Perform

Home > Documentation > Design Guides

CY8CLED0xx0x PowerPSoC® – Hardware Design Guidelines

Last Updated: 04/17/2013
Version: *C


In PowerPSoC,  the classic PSoC core is combined with high-performance power electronics. This results in an integrated intelligent power electronics solution in a single QFN package. The intent of PowerPSoC is to significantly reduce the BOM cost, part count, and board space for implementing power management systems while retaining performance. CY8CLED04D01 family of devices combines up to four independent channels of constant current drivers. 

The level of integration and versatility offered by PowerPSoC can lead to considerable simplification of design, thus allowing the designers  who are less familiar with power electronics domain to venture into these designs. In order to avoid oversimplification and/or overlooking of certain fundamental system-level considerations, Cypress offers this document to address the following four key issues in any power conversion system design: thermal, layout, transient handling, and ESD. By gaining familiarity with the issues and employing suggested techniques and guidelines in these chapters, the designers will certainly improve the integrity of their designs and likelihood of first pass success.

这些文档仅供参考。赛普拉斯、赛普拉斯管理层、雇员及分销商对翻译错误不承担任何责任。当您在设计开发过程中使用这些文档时,我们强烈建议您参照英文版本。

これらの文献はあくまでもご参考のためのみに日本語翻訳されています。誤訳によるトラブルが発生した場合、Cypress Semiconductor Corp. 全ての子会社、関連会社、役員、従業員、販売代理店は一切の責任を負いかねます。 最新の英語版オリジナル文献を必ずご参照いただくことをお勧め致します。




Related Files


Related Resources

Related Knowledge Base: Board Layout
Spec No: 001-52209; Sunset Owner: MKKU; Secondary Owner: GULA; Sunset Date: 09/17/11

Rate Design Guide

Related Resources

Related Pages

Spec No: 001-52209; Sunset Owner: MKKU; Secondary Owner: GULA; Sunset Date: 09/17/11